Unlock instant, AI-driven research and patent intelligence for your innovation.

Manufacture method for transverse symmetrical DMOS (double diffusion metal-oxide-semiconductor) pipe

A manufacturing method and symmetrical technology, applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve the problems of increased drain distance, small parasitic capacitance CGD capacitance, poor electrostatic protection effect, etc. Effects of leakage capacitance, reduced on-resistance, and improved gate charge coupling speed

Active Publication Date: 2015-06-17
四川广义微电子股份有限公司
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] For DMOS in the high-voltage process, due to the need to adopt the design of the drift region to increase the withstand voltage between the source and the drain, the distance between the polysilicon lead of the gate and the drain is increased, and the capacitance value of the parasitic capacitance CGD is very small. During the above-mentioned electrostatic protection process , the drain ESD voltage is difficult to couple to the gate, and the electrostatic protection effect becomes worse

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Manufacture method for transverse symmetrical DMOS (double diffusion metal-oxide-semiconductor) pipe
  • Manufacture method for transverse symmetrical DMOS (double diffusion metal-oxide-semiconductor) pipe

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] The specific embodiment of the present invention will be further described in detail below in conjunction with the accompanying drawings.

[0028] like figure 1 As shown, the laterally symmetric DMOS transistor of the present invention includes an epitaxial layer 1 with a first doping type and two active regions 2 with a second doping type on the epitaxial layer, and an active region 2 is arranged above the active region. The metal electrode 5 in the active area of ​​the ohmic contact of the source area; the drift area with the second doping type is between the two active areas, and the channel area 4 with the first doping type is in the middle of the drift area. and above the channel region are covered by an insulating layer 8, on which a gate 7 and a sub-gate 6 are distributed, respectively located above the channel region and the drift region, and the sub-gate has a lead connection hole.

[0029] The first doping type and the second doping type are respectively P an...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Disclosed are a transverse symmetrical DMOS (double diffusion metal-oxide-semiconductor) pipe and a manufacture method thereof. The transverse symmetrical DMOS pipe comprises an epitaxial layer of a first doping type, and two active regions of a second doping type, which are located on the epitaxial layer, wherein active region metal electrodes contacted with the active regions in Ohm contact mode are arranged above the active regions, a drifting region of the second doping type is arranged between the two active regions, a channel region of the first doping type is arranged in the middle of the drifting region, an insulating layer is arranged above the drifting region and the channel region in covering mode, grid electrodes and ancillary gratings are distributed on the insulating layer and respectively located above the channel region and the drifting region, and the ancillary gratings are provided with lead connection holes. The invention further discloses a manufacture method of the transverse symmetrical DMOS pipe. According to the transverse symmetrical DMOS pipe and the manufacture method thereof, conduction resistance of the DMOS pipe is reduced by applying positive voltage on the ancillary gratings and then attracting electric charges so as to invert the electric charges below the ancillary gratings, the ancillary gratings and the grid electrodes are connected so as to increase gating drain capacitance when the transverse symmetrical DMOS pipe is used as an electrostatic protection device, gate charge coupling speed is improved, and quick starting of the electrostatic protection device is facilitated.

Description

technical field [0001] The invention belongs to the field of semiconductor manufacturing and relates to the design and manufacture of high-voltage DMOS tubes, in particular to a method for manufacturing a laterally symmetrical DMOS tube. Background technique [0002] DMOS is the abbreviation of double-diffused MOSFET (double-diffused MOSFET). Since DMOS uses a shallow implanted drift region to withstand high voltage, the withstand voltage performance between the source and drain of DMOS is greatly improved; there are two main types of DMOS, vertical double-diffused metal Oxide semiconductor field effect transistor VDMOSFET (vertical double-diffused MOSFET) and lateral double-diffused metal oxide semiconductor field effect transistor LDMOSFET (lateral double-dif fused MOSFET). [0003] DMOS device on-resistance refers to the resistance from drain to source when the device is working. For LDMOS devices, the on-resistance should be reduced as much as possible. When the on-res...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/78H01L29/423H01L21/336
CPCH01L29/66681H01L29/7816H01L29/7831
Inventor 王建全彭彪张干王作义崔永明李保霞
Owner 四川广义微电子股份有限公司
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More