Method and circuit for integrating adaptive equalization parameter adjusting and transmission performance testing

A technology of adaptive equalization and transmission performance, applied in the direction of digital transmission system, transmission system, electrical components, etc., to achieve the effect of saving power consumption, reducing power consumption and reducing occupied area

Active Publication Date: 2015-02-25
豪威模拟集成电路(北京)有限公司
View PDF5 Cites 25 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, each channel's independent MSE equalization implementation and independent eye diagram browser implementation are unacceptable in terms of overall power loss and chip area occupied

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and circuit for integrating adaptive equalization parameter adjusting and transmission performance testing
  • Method and circuit for integrating adaptive equalization parameter adjusting and transmission performance testing

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0057] figure 1 It is a flow chart of an integrated method for adaptive equalization parameter adjustment and transmission performance test provided by Embodiment 1 of the present invention.

[0058] according to figure 1 As shown, the integrated method of adaptive equalization parameter adjustment and transmission performance test includes the following steps:

[0059] Step 101, the digital time-division multiplexing control module generates an initial phase control word.

[0060] Specifically, the initial phase control word is a phase control word that is pre-estimated and judged by the digital time-division multiplexing control module according to a preset accuracy or phase resolution; The number of phase points, the more phase points collected, the higher the accuracy and the higher the resolution.

[0061] Step 102, the phase interpolator generates a sampled phase clock signal according to the initial phase signal.

[0062] Specifically, according to the initial phase...

Embodiment 2

[0090] figure 2 A circuit integrating adaptive equalization parameter adjustment and transmission performance test provided by Embodiment 2 of the present invention. Such as figure 2 As shown, the circuit of the integrated adaptive equalization parameter adjustment and transmission performance test includes: digital time-division multiplexing control module 21, digital-to-analog converter 22, phase interpolator (Phase Interpolator) 23, sampling comparator 24 and digital monitoring module (not shown in the figure).

[0091] The sampling comparator 24 is configured to collect the analog voltage signal of the serial data at the first clock frequency.

[0092] The sampling comparator 24 is further configured to compare the analog voltage signal with an analog reference voltage signal to obtain a transmission performance parameter signal.

[0093] A digital monitoring module (not shown in the figure) is used to detect the transmission performance parameter signal; when the tra...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a method for integrating adaptive equalization parameter adjusting and transmission performance testing. The method comprises the steps that a sampling comparer collects an analog voltage signal of serial data, the analog voltage signal is compared with a set analog reference voltage signal, and a transmission performance parameter signal is obtained; a digital monitor module detects the transmission performance parameter signal; when the transmission performance parameter signal exceeds a first threshold value, the digital monitor module sends an adaptive equalization parameter adjusting interrupt request to a digital time sharing multiplex module; a first phase signal and a first voltage signal of a current transmission performance test are detected by the digital time sharing multiplex module; when the first phase signal and the first voltage signal meet preset conditions respectively, the interrupt request is responded to, adaptive equalization parameter adjusting is carried out, and the coefficient of an equalizer is optimized. Therefore, through digital control, a plurality of implementation units in a link are multiplexed in different periods of time, overall power consumption is reduced, and the area of a chip is greatly reduced.

Description

technical field [0001] The invention relates to the technical field of high-speed data transmission or communication, in particular to an integrated method and circuit for adaptive equalization parameter adjustment and transmission performance test. Background technique [0002] Serial communication technology has been widely used in Internet communication, data transmission between computer motherboard chips, optical fiber communication and high-speed backplane data transmission. At present, the serial data transmission rate of a single channel has reached or even exceeded 10G-20Gbps. As the transmission rate increases, the problems caused by signal integrity become more and more serious, such as transmission medium loss, reflection, impedance mismatch, crosstalk, etc., so that the data received at the receiving end is in high level / low level Before the judgment, the eye diagram formed by the superposition of its traces has been partially or completely closed. [0003] In...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H04L25/03H04L12/26
Inventor 王军宁陈晓龙
Owner 豪威模拟集成电路(北京)有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap