Instruction scheduling method and device

An instruction scheduling and instruction technology, applied in the field of communication, can solve the problems of pipeline stall, low scheduling accuracy, and wrong processor operation.

Active Publication Date: 2015-03-18
HUAWEI TECH CO LTD +1
View PDF5 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

If the instruction scheduling method of table scheduling in the prior art is used to complete the instruction scheduling on the multi-core processor, when the instructions are executed, instructions with dependencies may be executed at

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Instruction scheduling method and device
  • Instruction scheduling method and device
  • Instruction scheduling method and device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0089] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0090] An embodiment of the present invention provides an instruction scheduling method, which is applied to an instruction scheduling device, such as figure 1 shown, including:

[0091] Step 101, building a data dependency graph.

[0092] In the embodiment of the present invention, the data dependency graph may be a DAG (Directed acyclic graph, directed acyclic graph), and the construction method of the data dependency graph is the same as that of the prior ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

An instruction scheduling method and device for scheduling instructions, relating to the field of communications, that enable a processor or an assembly line to function normally and enhance the accuracy of scheduling. The method comprises: establishing a data dependency graph; extracting from the data dependency graph k instructions to conduct scheduling to obtain m very long instruction words (VLIW) for each cycle such that the VLIW in a same cycle can be executed parallelly and that for any two adjacent cycles, there is no dependency between the instruction at the t-th instruction slot of any VLIW in the latter cycle and the instruction at the (t+1)-th instruction slot of any VLIW in the former cycle, where 0≤k≤m*n, n is the number of instruction slots in a VLIW, n is an integer greater than or equal to 1, m is the number of VLIW in each cycle, m is an integer greater than or equal to 1, and t is an integer greater than or equal to 1 and smaller than or equal to n-1.

Description

technical field [0001] The present invention relates to the communication field, in particular to an instruction scheduling method and device. Background technique [0002] In the prior art, each functional unit in a CPU (Central Processing Unit, central processing unit) is usually independent and parallel, so the compiler uses an instruction scheduling method based on the CPU structure to improve instruction-level parallelism. Among them, instruction scheduling is a technology for executing instructions in parallel. The compiler or machine hardware adjusts the order of instructions to increase the number of instructions executed by the machine in each shot. The shot is the machine execution simulated by the compiler when compiling the source program. clock cycle of the instruction. In the existing compilation technology, a table scheduling algorithm is usually used to implement instruction scheduling, and a candidate instruction queue is usually used. Specifically, when s...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F9/48
CPCG06F9/48G06F9/38G06F8/445
Inventor 黄磊连瑞琦
Owner HUAWEI TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap