Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

High-speed parallel acquisition system clock synchronization device

A collection system, clock synchronization technology, applied in the direction of measuring device, radio wave measurement system, radio wave reflection/re-radiation, etc., to eliminate the influence of errors, facilitate miniaturization, good stability and reliability

Inactive Publication Date: 2015-12-02
INST OF ELECTRONICS CHINESE ACAD OF SCI
View PDF4 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] In order to solve the synchronization problem of multi-channel data acquisition system, the object of the present invention is to provide a high-speed parallel acquisition system clock synchronization device and method

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High-speed parallel acquisition system clock synchronization device
  • High-speed parallel acquisition system clock synchronization device
  • High-speed parallel acquisition system clock synchronization device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in conjunction with specific embodiments and with reference to the accompanying drawings.

[0027] The invention discloses a clock synchronization device for a high-speed parallel acquisition system. The specific principle is: by configuring the peripheral circuit, the unstable time at the initial moment of the trigger is greatly compressed, that is, by configuring the signal conditioning unit, setting the range of the clock input amplitude, in the switch unit Before conduction, the signal amplitude is increased to a level sufficient to saturate the post-stage amplifier, thereby increasing the steepness of the rising edge of the switch through the saturation state of the amplifier, reducing the number of cycles of triggering the instantaneous critical amplitude, and triggering the clock signal at the initial momen...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a high-speed parallel acquisition system clock synchronization device. According to the synchronization device, a signal conditioning unit is configured; a clock input amplitude range is set; before a switch unit is switched on, signal amplitude is increased to be sufficient to make a post-amplifier saturate; and therefore, clock signals at a triggering initial time point can be consistently identified at each channel, and the synchronization of a multi-channel data acquisition system can be realized. With the synchronization device adopted, the synchronism of the data acquisition system is concentrated on the switching on and switching off of a radio frequency switch, and the transient time of the switching on and switching off of the switch can be substantially compressed, and error influences caused by clock jitter at an A / D sampling starting position can be eliminated, and therefore, clock signal amplitude can be consistently identified at each channel, and excellent stability and reliability can be realized; and the extremely-low phase noise characteristic of a radio frequency circuit is utilized, so that single ended-to-differential low noise conversion of high-speed clock signals can be completed, and the utilization efficiency of the device can be improved, and the size of the device can be effectively reduced, and the realization of the miniaturization of circuits can be benefitted.

Description

technical field [0001] The invention relates to the field of data acquisition, and more particularly relates to a high-speed parallel acquisition system clock synchronization device and method. Background technique [0002] The high-resolution capability and anti-jamming capability of the radar are closely related to the bandwidth of the radar signal. For example, in order to improve the ranging accuracy and distance resolution, and to perform imaging recognition on the target, the signal transmitted by the radar is required to have a large bandwidth and time-width product, that is, a wide Adding a broadband FM signal to the pulse to expand the signal frequency band and improve the overall performance of the radar involves large-bandwidth signal acquisition technology. [0003] At present, it is impossible to directly perform effective A / D conversion on signals with a bandwidth exceeding GHz. In order to realize the normal operation of radar systems and other broadband syste...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G01S13/90
CPCG01S13/90
Inventor 郭征王岩飞张琦周长义周以国赵风华
Owner INST OF ELECTRONICS CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products