A hardware decoding method and device based on HEVC protocol
A hardware decoding and protocol technology, applied in electrical components, digital video signal modification, image communication, etc., to solve problems such as inability to decode errors, effective management of erroneous stream data, and inability to effectively control frame data.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0054] In order to explain in detail the technical content, structural features, achieved goals and effects of the technical solution, the following will be described in detail in conjunction with specific embodiments and accompanying drawings.
[0055] see figure 1 , is a schematic diagram of a hardware decoding device based on the HEVC protocol according to an embodiment of the present invention; the device includes a processing module 101, a cache module 102, an AMBA bus and a decoding module 103, and the processing module 101 is connected to the AMBA bus, Described AMBA bus is connected with register module, and described cache module 102 is connected with AMBA bus, and described AMBA bus is connected with decoding module 103; Described decoding module 103 comprises entropy decoding module 104, decoding control module 105, frame prediction module 106, Frame processing module 107, data reconstruction module 108, filter processing module 109; the entropy decoding module is c...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


