Shift register, gate drive circuit and display panel
A shift register and gate technology, which is applied in static memory, digital memory information, instruments, etc., can solve the problem of increased power consumption of shift registers
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0106] by Figure 3a The structure of the shift register shown is taken as an example to describe its working process, wherein, in Figure 3a In the shift register shown, all the switch transistors are N-type switch transistors; the potential of the first reference signal terminal Ref1 is high potential, and the potential of the second reference signal terminal Ref2 is low potential; the potential of the first DC signal terminal VSS The signal is low potential, and the signal of the second DC signal terminal VDD is high potential; the corresponding input and output timing diagram is as follows Figure 5a shown. Specifically, choose the Figure 5a There are five stages in the shown input-output timing diagram, the first stage T1 , the second stage T2 , the third stage T3 , the fourth stage T4 and the fifth stage T5 .
[0107] In the first phase T1, Input=1, Reset=0, CK1=0, CK2=1.
[0108] Since Reset=0, the second switching transistor M2 is turned off; because CK1=0, the th...
Embodiment 2
[0119] by Figure 4a The structure of the shift register shown is taken as an example to describe its working process, wherein, in Figure 4a In the shift register shown, all the switch transistors are N-type switch transistors, and each N-type switch transistor is turned on under the action of a high potential, and is turned off under the action of a low potential; the potential of the first reference signal terminal Ref1 is a high potential, The potential of the second reference signal terminal Ref2 is low potential; the signal of the first DC signal terminal VSS is low potential, and the signal of the second DC signal terminal VDD is high potential. The corresponding input and output timing diagrams are as follows Figure 7a shown. Specifically, choose the Figure 7a There are five stages in the shown input-output timing diagram, the first stage T1 , the second stage T2 , the third stage T3 , the fourth stage T4 and the fifth stage T5 .
[0120] In the first phase T1, In...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com