A bus powered circuit
A power supply circuit and bus technology, applied in the field of circuits, can solve the problem of not being able to meet 9V and 32V at the same time, and achieve the effect of high precision and temperature characteristics
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0025] Embodiment one: this embodiment combines the attached image 3 , attached Figure 5 And attached Figure 6 To illustrate, the current limiting source circuit 8 in this embodiment consists of a third resistor (R3), a fourth resistor (R4), a voltage regulator tube (ZD), a first NMOS tube (N1), a second NMOS tube (N2) , a third NMOS transistor (N3), a first PMOS transistor (P1), a second PMOS transistor (P2), a third PMOS transistor (P3), and a bias VB generating circuit 9. One end of the third resistor is connected to the negative electrode of the voltage regulator tube, the other end of the third resistor is connected to the positive line of the bus, and the gate of the first NMOS transistor is connected to the voltage regulator tube. Negative connection, the drain of the first NMOS transistor is connected to the drain of the second PMOS transistor, the source of the first NMOS transistor is connected to the source of the first PMOS transistor, and the second PMOS tran...
Embodiment 2
[0028] Embodiment two: this embodiment combines the attached Figure 4 And attached Figure 5 To illustrate, the current limiting source circuit 8 in this embodiment consists of a third resistor (R3), a fourth resistor (R4), a sixth resistor (R6), a voltage regulator tube (ZD), a first NMOS tube (N1), The second NMOS transistor (N2), the first PMOS transistor (P1), the second PMOS transistor (P2), and the third PMOS transistor (P3) are formed. One end of the third resistor is connected to the negative electrode of the voltage regulator tube, the other end of the third resistor is connected to the positive line of the bus, and the gate of the first NMOS transistor is connected to the voltage regulator tube. Negative connection, the drain of the first NMOS transistor is connected to the drain of the second PMOS transistor, the source of the first NMOS transistor is connected to the source of the first PMOS transistor, and the second PMOS transistor The source of the transistor...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


