Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A routing structure about dram clock tree

A line structure and clock technology, applied in the field of DRAM clock tree line structure, to achieve the effect of maintaining consistency and reducing impact

Active Publication Date: 2018-08-21
XI AN UNIIC SEMICON CO LTD
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] In order to solve the technical problem that the existing DRAM clock tree layout will introduce substrate noise into the clock signal, the present invention provides a DRAM clock tree routing structure

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A routing structure about dram clock tree
  • A routing structure about dram clock tree
  • A routing structure about dram clock tree

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022] The clock clock signal mentioned in the present invention can be extended to many important and high-frequency signals. For example, the output signal of the oscillator, the output signal of the voltage-controlled oscillator of the phase-locked loop, the clock signal of the high-definition multimedia interface, etc. can all be used in the routing optimization method mentioned in the present invention.

[0023] Such as image 3 Shown is a schematic diagram of the wiring structure of the DRAM clock tree of the present invention; Figure 4 It is a cross-section of the DRAM clock tree routing structure of the present invention, showing the partial tree structure of the clock tree after optimization, the isolation lines and the relationship with the substrate. It specifically includes a substrate, a clock tree layer, and an isolation unit arranged between the substrate and the clock tree layer. The isolation unit includes a parasitic capacitance C1, a parasitic capacitance ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a DRAM clock tree routing structure. The DRAM clock tree routing structure comprises a substrate, a clock tree layer and an isolation unit between the substrate and the clock tree layer, wherein the isolation unit comprises a stray capacitor C1, a stray capacitor C2 and at least one isolation layer between the stray capacitor C1 and the stray capacitor C2; the other end of the stray capacitor C1 is connected with a clock signal wire; the other end of the stray capacitor C2 is connected with the substrate. In order to solve the technical problem that the conventional DRAM clock tree layout introduces the noise of the substrate into clock signals, the routing structure is adopted; the routing structure can be used for shielding and reducing the crosstalk from the noise of the substrate to the clock tree and keeping the consistency of the clock tree routing environment.

Description

technical field [0001] The invention relates to a DRAM clock tree wiring structure. Background technique [0002] The existing DRAM clock tree layout is only isolated on the side of the same layer, that is, which wiring layer of the clock layer is wired, and the isolation line is also wired on both sides of the clock tree at the same level for isolation, specifically as follows figure 1 shown. figure 2 It is a cross-sectional view of the DRAM clock tree layout, which describes the partial tree structure of the clock tree, isolation lines, and the relationship with the substrate. Substrate-to-clock tree noise is passed through the parasitic capacitance C total coupled to the clock signal. There is no shielding for this part of the noise, but this part of the noise will have a serious impact on key signals and high-frequency signals. [0003] There is following shortcoming in existing this layout: [0004] 1. The environment around the clock tree routing is different, wh...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G11C11/4063
CPCG11C11/4063
Inventor 王辉
Owner XI AN UNIIC SEMICON CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products