Unlock instant, AI-driven research and patent intelligence for your innovation.

Instruction prefetching method based on Cortex-M series processor and circuit

An instruction prefetching and processor technology, applied in CAD circuit design, electrical digital data processing, special data processing applications, etc., can solve the problems of poor NVM memory performance and low instruction execution efficiency of processors, and achieve instruction execution. The effect of improving efficiency

Inactive Publication Date: 2017-02-08
BEIJING CEC HUADA ELECTRONIC DESIGN CO LTD
View PDF6 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] The purpose of the present invention is to solve the problem that the instruction execution efficiency of the Cortex-M series processor is not high due to the poor performance of the integrated NVM memory of the smart card chip at present

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Instruction prefetching method based on Cortex-M series processor and circuit
  • Instruction prefetching method based on Cortex-M series processor and circuit
  • Instruction prefetching method based on Cortex-M series processor and circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0018] Specific embodiments of the present invention will be described in detail below in conjunction with the accompanying drawings.

[0019] Such as figure 1 As shown in the schematic diagram of the hardware circuit, 100 represents the instruction prefetch address register, 200 represents the data access address register, 300 represents two sets of 32Bit instruction buffers (IBUF0 and IBUF1), 400 represents the address path selector, and 500 represents the data path selector .

[0020] figure 1 100 in represents the instruction prefetch address register, which is reset to all zeros when the chip is powered on, and the register is in an invalid state. When the instruction fetch address of the processor is not continuous with the address of the previous instruction fetch operation, the instruction prefetch address register should be updated with the new address, and the instruction buffer corresponding to 300 should be cleared at the same time.

[0021] figure 1 The 200...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an instruction prefetching method based on a Cortex-M series processor and a circuit. When instruction executing efficiency of the Cortex-M series processor is limited by NVM visiting speed, the provided method can greatly improve instruction executing efficiency of the Cortex-M series processor with an increase little hardware control logic.

Description

technical field [0001] The invention belongs to the field of safety design of integrated circuit chips, and in particular relates to a safe transmission method and circuit of key data information related to the safety function of the chip. Background technique [0002] The continuous development of smart card technology has made it an ideal solution for many industries to solve traditional problems, and it is playing an increasingly important role in many fields such as mobile communications, social security, medical care, and financial payment. The wide application of smart card chips has made users have higher requirements for the performance of smart card chips. [0003] Based on the cost considerations of the smart card chip, the performance of the selected non-volatile memory (NVM) is usually not good. For smart card chips with Cortex-M series processors as the CPU core, in order to improve the efficiency of instruction execution, the usual method is to make the CPU co...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50
CPCG06F30/39
Inventor 张英杰
Owner BEIJING CEC HUADA ELECTRONIC DESIGN CO LTD
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com