Circuit of transistor-grade realizing solution of five-input-end combined logic circuit

A combined logic circuit and transistor-level technology, applied in logic circuits, logic circuits with logic functions, electrical components, etc., can solve problems such as large transmission delay, high circuit cost, and large signal transmission delay, and achieve silicon chip area reduction , the effect of reducing the number of transistors

Inactive Publication Date: 2017-05-17
HEFEI HENGSHUO SEMICON CO LTD
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] Second, the signal transmission delay is large
The transmission delay from input to output is too large, and it will be fatal for circuits with high frequency, which are very concerned about the signal delay.
[0007] 3. The cost of the required circuit is high
[0008] Since the existing circuit uses 2 inverters (1PMOS+1NMOS, a total of 2 transistors), a 3-i

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Circuit of transistor-grade realizing solution of five-input-end combined logic circuit
  • Circuit of transistor-grade realizing solution of five-input-end combined logic circuit

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0016] Hereinafter, preferred embodiments of the present invention are given in conjunction with the drawings to illustrate the technical solutions of the present invention in detail.

[0017] Such as figure 1 As shown, the circuit of the transistor-level implementation scheme of the five-input combinational logic circuit of the present invention includes a first triode Q1, a second triode Q2, a third triode Q3, a fourth triode Q4, and a fifth triode. Transistor Q5, sixth transistor Q6, seventh transistor Q7, eighth transistor Q8, ninth transistor Q9, thirteenth transistor Q10, the drain of the first transistor Q1 and the third The drain of the second transistor Q2 is connected, the gate of the first transistor Q1 is connected to the gate of the sixth transistor Q6, and the source of the first transistor Q1 is connected to the source of the second transistor Q2. , The drains of the third transistor Q3 are connected, the gate of the second transistor Q2 is connected to the gate ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a circuit of a transistor-grade realizing solution of a five-input-end combined logic circuit. The circuit comprises a first triode, a second triode, a third triode, a fourth triode, a fifth triode, a sixth triode, a seventh triode, an eighth triode, a ninth triode and a tenth triode. The drain electrode of the first triode is connected with the drain electrode of the second triode. The gate electrode of the first triode is connected with the gate electrode of the sixth triode. The source electrode of the first triode is connected with the source electrode of the second triode and the drain electrode of the third triode. The gate electrode of the second triode is connected with the gate electrode of the seventh triode. The gate electrode of the third triode is connected with the gate electrode of the eighth triode. The source electrode of the third triode is connected with the drain electrode of the fourth triode. The gate electrode of the forth triode is connected with the gate electrode of the ninth triode. The circuit according to the invention has advantages of reducing number of transistors, realizing a purpose of reducing the number of transistors, and finally realizing a purpose of greatly reducing silicon chip area occupied for realizing the same logical function.

Description

technical field [0001] The invention relates to a combinational logic circuit, in particular to a circuit of a transistor-level realization scheme of a five-input terminal combinational logic circuit. Background technique [0002] There are the following disadvantages and deficiencies in the current circuit for implementing the transistor-level implementation scheme of the five-input combinational logic circuit in the prior art: [0003] 1. The circuit is complex and requires a large number of logic gates [0004] Prior art needs to realize logic Y=~(A·B+C+D+E), compiling through hardware description language Verilog code, then after synthesis, it will be as follows figure 2 Shown: It calls 2 inverters, a 3-input NAND gate, a 2-input NAND gate, and a 2-input NOR gate. [0005] Second, the signal transmission delay is large [0006] When the signal is transmitted through the three-level gate, due to the inherent delay of the gate itself, the total transmission delay from i...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H03K19/20H03K19/0944
CPCH03K19/0944H03K19/20
Inventor 唐立伟任军
Owner HEFEI HENGSHUO SEMICON CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products