Integrated circuit fault injection resistant attack ability assessment method based on FPGA (field programmable gate array)

Abstract

The invention relates to the technical field of integrated circuit security assessment, and specifically relates to an integrated circuit fault injection resistant attack ability assessment method based on FPGA (field programmable gate array). The method comprises the main steps of pretreatment, setting, generation, evaluation and assessment. The method meets an integrated circuit fault injection resistant attack ability assessment requirement, so that an integrated circuit fault injection resistant attack ability assessment process is simplified; and fault injection logic simulated fault injection attacks such as a scan chain and a fault injection control module are inserted in a net list, so that the simulation speed is high, the resource consumption is low, and meanwhile automation of integrated circuit fault injection resistant attack ability assessment is realized.

Description

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine

Login to View More

AI Technical Summary

Benefits of technology

This patented method uses programmable hardware (FPA) devices called field-programmable gate arrays (FPGs), which are used for simulating different kinds of circuits such as analog or digital integrated circuits. These methods aim to save resources while also improving their simulations speed compared to existing techniques like Monte Carlo sampling. Additionally, these systems can automatically generate fault injected test patterns that improve testing accuracy without requiring manual interventions during training phase. Overall, this approach helps evaluate complex electronic designs more efficiently than previous approaches.

Problems solved by technology

This patented technical solution involves integrally developing an antifault injection test system that helps identify if there're any bugs or errors introduced into the designed device by performing various types of tests against these issues before they become apparent through use of advanced techniques like simulations.

Images