Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method and system for accelerating concurrent working of ARM processors

An ARM processor and bus technology, applied in the field of big data search, can solve the problems of acceleration and low work efficiency, and achieve the effects of high performance, improved work efficiency, and efficient backup

Inactive Publication Date: 2017-08-29
JINAN INSPUR HIGH TECH TECH DEV CO LTD
View PDF4 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] The technical task of the present invention is to provide the method and the system of accelerating ARM processor parallel work for the above deficiency, to solve the problem of low work efficiency when ARM processors are interconnected by Ethernet or PCIE bus

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and system for accelerating concurrent working of ARM processors

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0023] as attached figure 1 Shown, the ARM processor parallel working method based on RapidIO of the present invention converts the PCIE bus of each ARM processor into a RapidIO bus, and carries out data communication through the RapidIO bus between the ARM processors.

[0024] Specifically include the following steps:

[0025] (1) Each ARM processor is connected to a PCIE-to-RapidIO bridge, and the PCIE bus of the ARM processor is converted to a RapidIO bus through the PCIE-to-RapidIO bridge;

[0026] (2) A RapidIO switch chip is set between the PCIE-to-RapidIO bridges, each PCIE-to-RapidIO bridge is connected to the RapidIO switch chip, through the cooperation of the PCIE-to-RapidIO bridge and the RapidIO switch chip, the data between the ARM processors is transmitted through the RapidIO bus communication.

[0027] Among them, the PCIE-to-RapidIO bridge is used to convert the PCIE bus of the ARM processor into a RapidIO bus. Commonly used PCIE-to-RapidIO bridges are TSI620...

Embodiment 2

[0038] The system for accelerating the parallel work of ARM processors of the present invention includes a RapidIO switching chip, a plurality of ARM processors, and a plurality of PCIE-to-RapidIO bridges, each ARM processor corresponds to a PCIE-to-RapidIO bridge, and each ARM processor passes through The PCIE bus is connected to the corresponding PCIE-to-RapidIO bridge, and each PCIE-to-RapidIO bridge is connected to the RapidIO switch chip through the RapidIO bus.

[0039]Among them, the PCIE-to-RapidIO bridge is used to convert the PCIE bus of the corresponding ARM processor into a RapidIO bus, each PCIE-to-RapidIO bridge is connected to a RapidIO switch chip, and the RapidIO switch chip is used to realize the interconnection of multiple PCIE-to-RapidIO bridges , so that with the cooperation of the PCIE-to-RapidIO bridge and the RapidIO switch chip, multiple processors can perform data communication through the RapidIO bus. Commonly used PCIE-to-RapidIO bridges such as TSI...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method and system for accelerating concurrent working of ARM processors and belongs to the field of parallel working of the processors. The method and system aim at solving the technical problem that the working efficiency of the ARM processors is low when the ARM processors are interconnected through the Ethernet or PCIE buses. The method includes the steps that the PCIE bus of each ARM processor is converted into a RapidIO bus, and the ARM processors carry out data communication through the RapidIO buses. The system structurally comprises a RapidIO exchange chip, the ARM processors and multiple PCIE-to-RapidIO bridges. Each ARM processor corresponds to one PCIE-to-RapidIO bridge, each ARM processor is connected with the corresponding PCIE-to-RapidIO bridge through the corresponding PCIE bus, and each PCIE-to-RapidIO bridge is connected with the RapidIO exchange chip through the corresponding RapidIO bus.

Description

technical field [0001] The invention relates to the field of big data search, in particular to a method and system for accelerating parallel work of ARM processors. Background technique [0002] At present, the development of ARM processors is changing with each passing day, and the performance is getting stronger and stronger. A single ARM processor can reach a main frequency of 2.0Ghz or more and a number of cores of more than 10 cores. Due to the different architecture and instruction set from X86, it is composed of ARM processors. The system is easy to tailor, has a simple structure, and has very low power consumption. ARM (English full name is Advanced RISC Machines, which is the first RISC microprocessor with low power consumption and cost designed by Acorn Co., Ltd. in the United Kingdom) The various data buses of the processor have become consistent with the X86 processor, and the commonly used PCIE (English full name is Peripheral Component Interconnect Express, Ch...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F13/40G06F13/42
CPCG06F13/4027G06F13/4221
Inventor 冉宇峰肖时航马辰陈永强
Owner JINAN INSPUR HIGH TECH TECH DEV CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com