Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for avoiding functional abnormalities of PCIE devices caused by address space allocation

An address space and abnormal function technology, applied in the field of server firmware, can solve problems such as unusable, abnormal PXE function, PXE failure, etc., and achieve the effect of avoiding abnormal function

Inactive Publication Date: 2017-09-22
ZHENGZHOU YUNHAI INFORMATION TECH CO LTD
View PDF4 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The PXE function is a convenient way to fill OS. The efficiency of batch filling OS is very high. However, due to the rapid development of computer technology and the complexity and diversity of functions of various devices, it is often required that the address space allocated by the system exceeds 32 bit to meet the allocation of resources, and the Above 4G in the BIOS option is turned on, but the PXE function of the device may be abnormal at this time, making it unusable
When using some Intel network cards, when PXE is used, it is found that an error will be reported, so that PXE fails. After checking the corresponding document, it is found that such an error report may be caused by the opening of Above 4G. However, opening Above 4G It is a trend. Many devices require this option to be enabled, such as GPU, VCA card, etc., but some devices do not support it, such as some network cards and HBA cards and other PCIE devices, so if you enable Above 4G by default, errors may occur

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] A method for avoiding abnormal function of PCIE equipment due to address space allocation, comprising the following steps:

[0015] S1. In Legacy mode, the PCIE device describes the required address space in the BAR, and the BIOS builds an address map for the address space required by the PCIE device to describe the allocation of system resources and allocate address space for each PCIE device; PCIE devices are very configurable and easy to operate, a large part of which is due to the dynamic allocation of their address space. The dynamic allocation of address space is realized by relying on BAR (base address register). BAR is the six registers from 0x10 to 0x24 in the PCIE configuration space, which are used to define the size of the configuration space required by PCIE and configure the address space occupied by PCIE devices.

[0016] S2. The system judges the PCIE device type by the value of Base Class and / or Sub-Class in "PCI Local Bus Specification Revision 3.0": ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention discloses a method for avoiding functional abnormalities of PCIE devices caused by address space allocation. The method comprises the following steps that: S1, in the Legacy mode, a PCIE device describes the required address space in the BAR, and the BIOS constructs an address map for the address space required for the PCIE device, wherein the address map is used to describe the allocation of system resources, and allocate the address space for each PCIE device; and S2, when the system detects that the PCIE device is a network card, an HBA card or other PCIE devices, the system is forced to close the Above 4G. According to the method disclosed by the present invention, when the system detects that there is a network card, an HBA card or other PCIE devices, the address space of the device can be allocated to 32 bits, so that functional abnormalities caused by that the address space allocation exceeds the 32 bits due to the Above 4G opening in the BIOS option are avoided.

Description

technical field [0001] The invention relates to the technical field of server firmware, in particular to a method for preventing PCIE devices from functioning abnormally due to address space allocation. Background technique [0002] PXE (preboot execute environment, pre-boot execution environment) is the latest technology developed by Intel Corporation. It works in the Client / Server network mode, supports workstations to download images from remote servers through the network, and thus supports booting the operating system through the network. During the startup process, the terminal requires the server to assign an IP address, and then uses TFTP (trivial file transfer protocol) or MTFTP (multicast trivial file transfer protocol) protocol to download a startup software package to the local memory for execution, and the startup software package completes the terminal basic software settings to boot the terminal operating system pre-installed in the server. [0003] The PXE f...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F13/10
CPCG06F13/102
Inventor 刘旭李道童刘冰
Owner ZHENGZHOU YUNHAI INFORMATION TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products