A compiling method and device adapted to hardware architecture
A technology of hardware architecture and compiling method, applied in the computer field, can solve the problems of low efficiency of compiling method and complicated maintenance of compiling system, and achieve the effect of improving the efficiency of compiling and improving the efficiency.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0053] As mentioned above, a large computer hardware system, such as a mobile phone, has a variety of specific configurations of its processor architecture, for example, it may be 64-bit, it may be 32-bit, or it may be both 64-bit and 32-bit. Now mobile phones are tending to have both 64-bit processors and 32-bit processors. Such computers can run both 64-bit programs and 32-bit programs, which brings software programming problems, such as platform The software must support both 64-bit applications and 32-bit applications, or one of them can be specified. Another example is that an application can be compiled into 64-bit or 32-bit, or both, according to the wishes of the programmer. Then there are requirements for the compilation system to support multi-processor architecture compilation and to support multiple processor bits at the same time. However, in the existing solutions for realizing compiling compatibility of multi-architecture processors, the efficiency of compiling ...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com