Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

248results about How to "Improve compilation efficiency" patented technology

Automatic instrumentation, compiling and installing method and system

The invention discloses an automatic instrumentation, compiling and installing method and a system. The method comprises the following steps of searching a main program file from appointed project engineering; adding a storage position of a coverage rate file which is used for storing a code coverage rate result to the main program file, and adding a code for writing coverage rate data into the coverage rate file at the storage position when the program abnormally exits; acquiring an equipment-associated file, and analyzing the equipment-associated file to obtain an equipment-associated file mark; obtaining a preset compiling configuration file for setting and starting a coverage rate statistical function; adding an instrumentation file to the project engineering, adding an instrumentation entry function which is used for calling the instrumentation file code to the code file, and compiling to obtain the instrumented application program; if a packaging option is needing to be packed, executing the packaging step, or else, executing the program installation step. According to the automatic instrumentation, compiling and installing method and system, the instrumentation and compiling of the project engineering are automatically executed; the instrumentation and compiling efficiency are improved.
Owner:BEIJING JINGDONG SHANGKE INFORMATION TECH CO LTD +1

An application program generation method and device

The invention is suitable for the technical field of software programs, and provides an application program generation method and device. The method comprises the steps of obtaining a program description document of an application program; selecting a target core component matched with the program type from the core component library, and constructing a common core module of the application program according to all the target core components; configuring a module identifier for each functional module in the functional module list, and creating an access path associated with the functional module in the public core module based on the module identifier; determining the module type of each functional module, and downloading a development environment corresponding to the module type; importing the source code data of the function module into a development environment, and generating a program subfile related to the function module; and generating a program file of the application programaccording to the public core module and the access path and the program subfile of each functional module. According to the method and the device, the coupling degree between the modules is reduced, the purpose of independent compiling is achieved, the compiling efficiency is improved, and the development time is shortened.
Owner:PING AN TECH (SHENZHEN) CO LTD

High-speed ADC (Analog to Digital Converter) sampled data receiving and buffering method and system based on FPGA (Field Programmable Gate Array)

The invention provides a high-speed ADC (Analog to Digital Converter) sampled data receiving and buffering method and system based on an FPGA (Field Programmable Gate Array). The system mainly comprises a data receiving delay unit, a data speed-down unit, a clock receiving delay unit, a clock processing unit, a data combination storage unit and a control unit. Inside the FPGA, the data speed-down unit is used for lowering the speed of a data signal, a clock signal uses double-edge latch data, and the data delay unit is used for performing delay adjustment on a plurality of pairs of data signals, so that simultaneous hop of the pairs of data signals is ensured; the hop edge of the clock signal is positioned in the center of the data signal; the data combination unit is used for combining and arranging widened and slowed-down data to recover practical waveform data; the practical waveform data is stored in the data storage unit. By adopting the method and the system, a plurality of paths of data signals and clock signals accompanying the data can be received simultaneously, and the functions of circular storage, pre-trigger recording, sequential read-out and the like of the data signal are realized.
Owner:NORTHWEST INST OF NUCLEAR TECH

Compiling method and device of compiling system and terminal equipment

ActiveCN107741851AAvoid the problem of extreme dependenceSolve the problem of low efficiency of multi-branch compilationCode compilationOperational systemSoftware engineering
The embodiment of the invention provides a compiling method and device of a compiling system and terminal equipment. The compiling method of the compiling system includes the steps that through an integrated development environment (IDE) container, a tool chain container and a dependent library container which meet the compiling requirements of the current compiling system are loaded; the tool chain container and the dependent library container execute compiling of the current compiling system. By the adoption of the compiling method, the integrated development environment (IDE) container canload the matched tool chain container and dependent library container, then, compiling environments, capable of meeting different compiling requirements, of the current compiling system can be established, not only is extreme dependence on operation system environments effectively avoided when the compiling environments are established by setting environment variables and chroot, but also the compiling environments capable of meeting different compiling requirements are established on the basis of the tool chain container and the dependent library container, separation of the compiling environments is achieved, and the problem is effectively solved that the efficiency of multi-tool-chain and multi-branch compiling is low.
Owner:北京元心君盛科技有限公司

Modularized merge compiling method and device, equipment and storage medium

The embodiment of the invention discloses a modularization merging and compiling method and device, equipment and a storage medium, and the method comprises the steps: determining a main assembly participating in assembly merging and a dependent assembly participating in assembly merging; obtaining channel information related to the main component participating in component merging and the dependent component participating in component merging, and determining component compiling information for the dependent component participating in component merging under each channel according to the channel information related to the dependent component participating in component merging; and based on the channel information involved in the main component participating in component merging and the component compiling information of the dependent component participating in component merging, executing a merging task chain of the main component participating in component merging to obtain a mergedtarget component under each channel. According to the embodiment of the invention, merging and compiling of related components of the software development kit based on the channel information can be realized, and the engineering compiling efficiency is improved.
Owner:BAIDU ONLINE NETWORK TECH (BEIJIBG) CO LTD

SONOS (silicon oxide nitride oxide silicon) flash memory device and compiling method thereof

The invention provides an SONOS (silicon oxide nitride oxide silicon) flash memory device and a compiling method thereof. The SONOS flash memory device comprises a substrate of a cylinder structure and a grid electrode which wraps the middle of the substrate, wherein a source terminal and a drain terminal are respectively arranged at two ends of the substrate, the grid electrode comprises a first silicon gate and a second silicon gate which are parallel, a first oxidation layer is arranged between the first silicon gate and the second silicon gate, and a second oxidation layer arranged on the substrate, a silicon nitride layer arranged on the second oxidation layer and used to store electric charges and a third oxidation layer arranged on the silicon nitride layer are sequentially arranged between the second silicon gate and the substrate. The above structure of the SONOS flash memory device can restrain short channel effects and resist threshold voltage drifts, and simultaneously can effectively reduce the critical size of the SONOS flash memory device. The compiling method of the SONOS flash memory device assists in movement of thermion by adjusting voltage of the grid electrode and the drain terminal, provides sufficient oxidation layer crossing energy to complete compiling, improves compiling efficiency of the SONOS flash memory device, and reduces compiling electric current power consumption.
Owner:SHANGHAI HUALI MICROELECTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products