A Heterojunction Potential Controlled Insulated Gate Bipolar Transistor

A heterojunction and insulated gate technology, which is applied in the direction of circuits, electrical components, semiconductor devices, etc., to achieve the effect of optimizing the compromise relationship, improving the reliability of large currents, and suppressing the NDR phenomenon

Active Publication Date: 2021-11-09
CHONGQING UNIV
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] However, in the actual working circuit, most of the failures caused by overheating, overcurrent, overvoltage, and transient high current and high voltage, from the perspective of device working mechanism, the latch-up effect caused by high current is still its typical failure mechanism

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A Heterojunction Potential Controlled Insulated Gate Bipolar Transistor
  • A Heterojunction Potential Controlled Insulated Gate Bipolar Transistor
  • A Heterojunction Potential Controlled Insulated Gate Bipolar Transistor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0041] like figure 1 As shown, a heterojunction potential-controlled insulated gate bipolar transistor is characterized in that it includes an SOI substrate, a drift region, an anode region, a cathode region and a gate region.

[0042] The SOI substrate includes a substrate layer 1, a dielectric layer 2 and a top silicon layer.

[0043] The substrate layer 1 is a P-type or N-type doped silicon material; its typical impurity concentration is the 14th power;

[0044] The dielectric layer 2 covers the substrate layer 1, and the dielectric layer 2 is made of silicon dioxide. Determined according to the withstand voltage requirements of the designed device, the typical thickness is 0.5 μm to 5 μm.

[0045] The top layer of silicon covers the dielectric layer 2 , and the top layer of silicon is P-type or N-type doped silicon material.

[0046] A heterojunction potential-controlled insulated-gate bipolar transistor conduction functional region is formed in the top silicon layer. ...

Embodiment 2

[0064] like figure 2 As shown, a heterojunction potential-controlled insulated gate bipolar transistor is characterized in that it includes an SOI substrate, a drift region, an anode region, a cathode region and a gate region.

[0065] The SOI substrate includes a substrate layer 1, a dielectric layer 2 and a top silicon layer.

[0066] The substrate layer 1 is a P-type or N-type doped silicon material; its typical impurity concentration is the 14th power;

[0067] The dielectric layer 2 covers the substrate layer 1, and the dielectric layer 2 is made of silicon dioxide. Determined according to the withstand voltage requirements of the designed device, the typical thickness is 0.5 μm to 5 μm.

[0068] The top layer of silicon covers the dielectric layer 2 , and the top layer of silicon is P-type or N-type doped silicon material.

[0069] A heterojunction potential-controlled insulated-gate bipolar transistor conduction functional region is formed in the top silicon layer. ...

Embodiment 3

[0087] like image 3 As shown, a heterojunction potential-controlled insulated gate bipolar transistor is characterized in that it includes an SOI substrate, a drift region, an anode region, a cathode region and a gate region.

[0088] The SOI substrate includes a substrate layer 1, a dielectric layer 2 and a top silicon layer.

[0089] The substrate layer 1 is a P-type or N-type doped silicon material; its typical impurity concentration is the 14th power;

[0090] The dielectric layer 2 covers the substrate layer 1, and the dielectric layer 2 is made of silicon dioxide. Determined according to the withstand voltage requirements of the designed device, the typical thickness is 0.5 μm to 5 μm.

[0091] The top layer of silicon covers the dielectric layer 2 , and the top layer of silicon is P-type or N-type doped silicon material.

[0092] A heterojunction potential-controlled insulated-gate bipolar transistor conduction functional region is formed in the top silicon layer. ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to view more

Abstract

The invention discloses a heterojunction potential-controlled insulated gate bipolar transistor, which is characterized in that it includes an SOI substrate, a drift region, an anode region, a cathode region and a gate region; the SOI substrate includes a substrate layer, a dielectric Layer and top layer of silicon; the substrate layer is a P-type or N-type doped silicon material; the dielectric layer is covered on the substrate layer, and the dielectric layer is a silicon dioxide material; the top layer of silicon is covered on the dielectric layer Above, the top layer of silicon is a P-type or N-type doped silicon material; a heterojunction potential control conductive functional region of the insulated gate bipolar transistor is formed in the top layer of silicon; the drift region is attached to the dielectric layer above, the drift region is composed of an N-base region; the anode region and cathode region are respectively located on both sides of the N-base region; the anode region includes a silicon / germanium-silicon heterojunction. The anode region also includes a potential control structure; the cathode region includes a silicon / germanium-silicon heterojunction; the gate region is attached above the cathode region.

Description

technical field [0001] The invention relates to a conductance modulation high-voltage power device in the technical field of semiconductor power electronic devices, in particular to a heterojunction potential-controlled insulated gate bipolar transistor. Background technique [0002] Insulated Gate Bipolar Transistor (IGBT: Insulated Gate Bipolar Transistor) is a mainstream component in modern power electronic equipment. The IGBT made of SOI (Silicon On Insulator) as the substrate material is usually a lateral structure, referred to as SOI-based LIGBT, especially the thin silicon SOI-based LIGBT, which is a key component of SOI high-voltage integrated circuits. Advantages of integrating with other functional devices. [0003] From the perspective of device structure and working mechanism, the most important characteristics of IGBT devices are the PNPN four-layer structure controlled by the MOS gate and the conductance modulation effect in the drift region. When conducting ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/739H01L21/331H01L29/06
CPCH01L29/0684H01L29/66325H01L29/7393
Inventor 陈文锁廖瑞金李晓玲蒋玉宇
Owner CHONGQING UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products