Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Secure chip

A security chip and hardware security technology, applied in the direction of internal/peripheral computer component protection, etc., can solve the problems of high waste rate of hardware resources, reduced security, high chip cost, etc., to extend product cycle, improve security, and reduce chip cost Effect

Inactive Publication Date: 2018-07-13
SHENZHEN STATE MICRO TECH CO LTD
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] In order to support multiple customers, the security chip of the prior art integrates the private hardware security circuits of each customer into the chip, and divides the non-volatile memory into areas for different customers, resulting in a relatively large area of ​​the chip. The chip cost is too high, and the hardware resource waste rate of the chip is also relatively high
Since the user's key data is stored in the non-volatile memory, there is a risk of the user's key data in the chip being cloned, which is not conducive to the security of the chip
In addition, since each customer's customized private hardware security circuit is solidified in the security chip, with the development of information security technology, when customers need to update their private hardware security circuit, they need to re-develop the chip, increasing time and materials cost
However, if the update of customer security requirements is implemented through software, the security will be reduced

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Secure chip
  • Secure chip
  • Secure chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0020] like figure 2 As shown, in the embodiment of the present invention, a security chip 10 is provided, which includes a processor 11, a programmable circuit module 12, a non-volatile memory 13 and a data interface 14, the programmable circuit module 12, the The non-volatile memory 13 and the data interface 14 are connected to the processor 11 through a bus.

[0021] The processor 11 is the master device on the internal bus of the security chip 10, and is used to read and execute instructions from the non-volatile memory 13, and to complete the chip by reading and writing access to each module in the chip. various functional operations.

[0022] The programmable circuit module 12 is used to implement the hardware security circuit of the security chip according to a preset configuration file. The programmable circuit module 12 is implemented using eFPGA (embedded Field Programmable Gate Array, embedded Field Programmable Gate Array) technology. The hardware security circ...

Embodiment 2

[0027] like image 3 As shown, in this embodiment, a security chip 20 is provided, which includes a programmable circuit module 21 and a non-volatile memory 22, and the programmable circuit module 21 is used to realize the described The hardware security circuit of the security chip, the non-volatile memory 22 is used to store the preset configuration file. The hardware security circuit includes one or more of a cryptographic algorithm circuit, a key extraction and protection circuit, a data encryption storage circuit, and a data download and management circuit.

[0028] The programmable circuit module 21 is implemented using eFPGA technology. Further, the programmable circuit module 21 is also used to implement circuits such as a processor, a bus, and a data interface.

[0029] It should be noted that the second embodiment is based on the same inventive concept as the first embodiment, and the technical means and technical effects it adopts are basically the same as those o...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a secure chip. The secure chip comprises a processor, a programmable circuit module and a nonvolatile memory. The programmable circuit module and the nonvolatile memory are connected with the processor through a bus, the programmable circuit module is used for realizing a hardware safety circuit of the secure chip according to a preset configuration file, and the nonvolatile memory is used for storing the preset configuration file. The secure chip is high in safety, and the personable safety circuit of a customer is convenient to update.

Description

technical field [0001] The invention relates to the field of chips, in particular to a security chip. Background technique [0002] In addition to integrating standard general-purpose hardware cryptographic algorithm circuits, the security chip will also integrate private hardware security circuits required by each customer according to different customers, such as customer-private cryptographic algorithm circuits, private key extraction and protection circuits, private Data encryption storage circuit, private data download and management circuit, etc. The key data such as the user's private key will be stored in the chip's built-in non-volatile memory, and the user's key data of different customers will often be stored in different data formats in different areas of the non-volatile memory, plus user rights management The circuits protect the respective data. Among them, the private hardware security circuits required by each customer are integrated into the chip during t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F21/72G06F21/76
CPCG06F21/72G06F21/76
Inventor 王良清李亚明刘华预
Owner SHENZHEN STATE MICRO TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products