A circuit and method for reducing analog voltage measurement error
A technology of simulating voltage and measurement error, applied in the field of voltage measurement, can solve problems such as limited strength, voltage deviation from actual voltage, and contact resistance of needle sticking, so as to reduce adverse effects, ensure accuracy, and reduce errors.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0020] The implementation of the present invention is described below through specific examples and in conjunction with the accompanying drawings, and those skilled in the art can easily understand other advantages and effects of the present invention from the content disclosed in this specification. The present invention can also be implemented or applied through other different specific examples, and various modifications and changes can be made to the details in this specification based on different viewpoints and applications without departing from the spirit of the present invention.
[0021] figure 1 It is a circuit structure diagram of a circuit for reducing analog voltage measurement errors in the present invention. Such as figure 1 Shown, the present invention reduces a kind of circuit of analog voltage measurement error, comprises first impedance network 10, second impedance network 20, the 3rd impedance network 30, the 4th impedance network 40, untested chip (Die) ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 

