Test Method for Microprocessor Single Event Flip Cross Section

A single-event flipping, microprocessor technology, applied in fault hardware testing methods, electrical digital data processing, instruments, etc., can solve the problem that the single-event flipping cross-section test method of microprocessors cannot comprehensively and accurately reflect the sensitivity of the microprocessor. And other issues

Active Publication Date: 2019-04-05
NAT UNIV OF DEFENSE TECH
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] The technical problem solved by the present invention is: aiming at the problem that the existing microprocessor single event inversion cross-section test method cannot comprehensively and accurately reflect the sensitivity of the microprocessor to the single event inversion effect, a method for the single-event inversion cross-section of the microprocessor is proposed The test method can not only comprehensively test the sensitivity of the tested microprocessor to the single event upset effect, but also truly and accurately reflect the sensitivity of the microprocessor to the single event upset effect when it is working normally, and improve the single event upset effect of the microprocessor. The precision of the effect test

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Test Method for Microprocessor Single Event Flip Cross Section
  • Test Method for Microprocessor Single Event Flip Cross Section
  • Test Method for Microprocessor Single Event Flip Cross Section

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0060] In order to make the purpose and technical solution of the present invention clearer, the present invention will be further described in detail below in conjunction with specific examples. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention.

[0061] In this embodiment, according to the method for testing the single-event inversion cross-section of a microprocessor proposed in the present invention, a single-event inversion cross-section test is performed on a certain type of microprocessor. The microprocessor includes a core, an internal memory, and three peripheral components of an external memory bus interface EMIF, a direct storage access controller DMA, and a multi-channel buffer serial port McBSP.

[0062] The specific implementation steps are as follows:

[0063] The first step is to build a single event flip test system. The single event upset test system consis...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

Aiming at the problem that existing microprocessor single event upset section test methods cannot comprehensively and correctly reflect sensitive degrees, to single event upset effects, of microprocessors, the invention discloses a microprocessor single event upset section test method. The method comprises the following steps of: 1, constructing a single event upset test system; 2, designing an instruction set traversal program, an internal memory cyclic traversal program and a data moving program; 3, testing a single event upset section C1 when a tested microprocessor operates the instructionset traversal program; 4, testing a single event upset section C2 when the tested microprocessor operates the internal memory cyclic traversal program; 5, testing a single event upset section C3 whenthe tested microprocessor operates the data moving program; and 6, calculating an overall single event upset section C=C1+C2+C3 of the tested microprocessor. The method is capable of comprehensivelyand correctly reflecting sensitive degrees, to single event upset effects, of tested microprocessors in normal work, and improving the accuracy of microprocessor single vent upset effect test.

Description

technical field [0001] The invention relates to the field of single-event effect testing, in particular to a testing method for a microprocessor single-event flip section. Background technique [0002] Modern microprocessors have been more and more widely used in aviation and aerospace fields due to their high integration, strong computing power, and rich IO interfaces. However, modern microprocessors used in harsh radiation environments such as aviation and spaceflight are easily affected by Single-Event Upset (SEU) and cause errors, resulting in immeasurable losses. [0003] With the advancement of technology levels, modern microprocessors generally have the characteristics of a system on chip (System on Chip, SoC). First of all, complex microprocessor cores are often integrated on the chip, with numerous calculation and acceleration units, such as arithmetic operation unit (Arithmetic Logical Unit, ALU), floating point operation unit (Float Point Unit, FPU), advanced enc...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): G06F11/22
CPCG06F11/2236G06F11/2273
Inventor 池雅庆梁斌陈建军孙永节郭阳陈书明
Owner NAT UNIV OF DEFENSE TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products