Unlock instant, AI-driven research and patent intelligence for your innovation.

Memory chip hardware hit method

A storage chip and hardware technology, which is applied in the direction of memory system, memory architecture access/allocation, memory address/allocation/relocation, etc. It can solve problems such as low cache hit rate and limited DRAM/SRAM space, and achieve improved storage capacity, Save search time and improve hit rate

Active Publication Date: 2021-06-08
雷科防务(西安)控制技术研究院有限公司
View PDF11 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] In view of the deficiencies in the prior art, the object of the present invention is to provide a memory chip hardware hit method to solve the problem of limited space of DRAM / SRAM and low hit rate in cache in the prior art

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Memory chip hardware hit method
  • Memory chip hardware hit method
  • Memory chip hardware hit method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0034] This embodiment provides a memory chip hardware hit method, the method includes: read request command processing and write request command processing.

[0035] (1) When the memory chip receives a read request command, such as figure 1 As shown, set the read request command as the current read request command;

[0036] The hit module analyzes the logical block address contained in the read request command to obtain the corresponding physical block address;

[0037] Find the group corresponding to the current read request command according to the corresponding physical block address; in this embodiment, after finding the corresponding group, the hit module assigns the current read request command to the corresponding group for processing, because the group has multiple , which can ensure that the hit module can process read request commands in parallel to achieve the purpose of high-efficiency pipeline.

[0038] Search whether the current read request command is hit in ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a memory chip hardware hit method, which groups the write commands according to the physical block addresses parsed from the logical block addresses, and effectively searches and hits the read commands according to the physical block addresses, thereby solving the problem caused by a large search space The problem of long search time delay; at the same time, the basic information of write commands is stored instead of data to increase the number of commands that can be accommodated in a fixed space and increase the hit rate. The present invention uses DDR as storage cache, which can improve the problem of small capacity of SRAM / DRAM.

Description

technical field [0001] The invention belongs to the technical field of storage chips, and relates to a storage chip hardware hit method. Background technique [0002] At present, in order to improve the IOPS (input and output performance) of the solid state drive (SSD), improve the service life of the chip, and reduce the number of erasing and writing of the FLASH. In order to solve the above problems, it can usually be dealt with by reducing the response time of read and write request commands and improving the throughput rate. The disk system generally achieves the improvement effect by applying memory cache (storage cache) technology. [0003] In current storage controllers, DRAM / SRAM is usually used to form a storage cache to reduce the number of erasing and writing to FLASH and increase the speed of reading data. The space of DRAM / SRAM is limited and the hit rate to the cache is too low, so it is difficult to efficiently solve the above problems. The search mechanism ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F3/06G06F12/02G06F12/0893
CPCG06F3/0616G06F3/0652G06F3/0656G06F3/0659G06F3/0679G06F12/0246G06F12/0253G06F12/0893G06F2212/1036G06F2212/202
Inventor 李响陈帮红唐先芝谷卫青胡水华何觉陈敏杨波
Owner 雷科防务(西安)控制技术研究院有限公司