Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method and system for obtaining internal delay ladder time of memory module

A technology of storage module and delay time, which is applied in the field of communication, can solve problems such as the inability to measure SOC chip registers, and achieve the effect of improving stability

Active Publication Date: 2019-02-19
AMOLOGIC (SHANGHAI) CO LTD
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] Aiming at the problem that it is currently impossible to measure the unit ladder of the registers inside the SOC chip, a method and system for obtaining the internal delay ladder time of the storage module are now provided

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and system for obtaining internal delay ladder time of memory module
  • Method and system for obtaining internal delay ladder time of memory module
  • Method and system for obtaining internal delay ladder time of memory module

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] The technical solutions in the embodiments of the present invention will be clearly and completely described below in conjunction with the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only a part of the embodiments of the present invention, rather than all the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those of ordinary skill in the art without creative work shall fall within the protection scope of the present invention.

[0035] It should be noted that the embodiments of the present invention and the features in the embodiments can be combined with each other if there is no conflict.

[0036] The present invention will be further described below with reference to the drawings and specific embodiments, but it is not a limitation of the present invention.

[0037] Such as figure 1 As shown, the present invention provides a method for obtaining the internal dela...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method and a system for acquiring the internal delay step time of a storage module, and belongs to the technical field of communication. The method for acquring the internaldelay step time of the memory module comprises the following steps: respectively delaying the communication interface under at least two different sampling points of the clock source to obtain two boundaries of the communication interface; calculating a delay time of one of the delay steps according to a difference in the number of delay steps between two boundaries of the communication interface.By performing delay processing on the communication interface at different sampling points of the clock source, The two boundaries of the corresponding communication interface under different sampling points are obtained, and the delay time of a single delay step is calculated according to the number of different delay steps under different sampling points, so that the delay time of the control unit is adjusted according to the delay time of the delay step obtained by actual calculation, and the stability of the memory module is improved.

Description

Technical field [0001] The present invention relates to the field of communication technology, and in particular to a method and system for obtaining the internal delay step time of a storage module. Background technique [0002] In the use of the SDIO (Secure Digital Input and Output) interface, as the frequency increases, the problem of SDIO stability is slowly exposed. In practical applications, such as: when the SDIO unit reads the signal to the SOC chip, although the unit ladder time of its internal delay can be obtained according to the specifications of the SOC chip (System-on-a-Chip), it is not necessarily accurate , If the time length of the unit ladder is wrong, it will be misleading in register setting, which will affect the stability of the system in the process of reading signals. However, it is currently impossible to measure the unit ladder of the internal registers of the SOC chip. Summary of the invention [0003] In view of the current problem that the unit lad...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F13/16
CPCG06F13/1668
Inventor 冯杰张坤
Owner AMOLOGIC (SHANGHAI) CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products