Check patentability & draft patents in minutes with Patsnap Eureka AI!

A PCIE device error correction method and device

An error correction method and equipment technology, applied in the field of data transmission, can solve problems such as lack of correctability, error correction schemes, compatibility problems, etc., to eliminate correctable errors and maintain stable operation.

Active Publication Date: 2021-11-09
ZHENGZHOU YUNHAI INFORMATION TECH CO LTD
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, there are PCIE cards of multiple formats and channels in the prior art, and various correctable errors (such as compatibility issues) may occur in the process of matching with the server, and the prior art lacks a correctable error error correction scheme
[0003] For the lack of error correction schemes for correctable errors in the prior art, there is currently no effective solution

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A PCIE device error correction method and device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] In order to make the object, technical solution and advantages of the present invention clearer, the embodiments of the present invention will be further described in detail below in conjunction with specific embodiments and with reference to the accompanying drawings.

[0028] It should be noted that all the expressions using "first" and "second" in the embodiments of the present invention are to distinguish two entities with the same name but different parameters or parameters that are not the same. It can be seen that "first" and "second " is only for the convenience of expression, and should not be understood as a limitation to the embodiments of the present invention, and will not be described one by one in the subsequent embodiments.

[0029] Based on the above purpose, the first aspect of the embodiments of the present invention proposes an embodiment of a method capable of performing error correction processing on different PCIE devices or different types of PCIE...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a PCIE device error correction method and device, comprising: connecting to a server with a correctable error through an ITP interface, and scanning each PCIE device of the server; reading the register of each PCIE device In the correctable error state, the PCIE device where the register with the correctable error is determined to be an error PCIE device; modify the parameters corresponding to the link of the error PCIE device in the CPU, so that the error PCIE device Packet corruption no longer occurs. The technical scheme of the present invention can perform error correction processing on different PCIE devices or different types of PCIE devices plugged into the server, eliminate correctable errors of the PCIE devices, and maintain stable operation of the server.

Description

technical field [0001] The present invention relates to the field of data transmission, and more specifically, to a PCIE device error correction method and device. Background technique [0002] PCIE is used as the main IO (input output) bus connecting the CPU (central processing unit) and various devices on the server because of its fast speed and high bandwidth. As a standard PCIE device, PCIE (High Speed ​​Serial Computer Expansion Bus Standard) card is widely used and can be plugged into any PCIE slot of the server, so a server can be equipped with multiple PCIE cards. However, there are PCIE cards of multiple formats and channels in the prior art, and various correctable errors (such as compatibility issues) may occur in the process of matching with the server, and the prior art lacks a correctable error Error correction scheme. [0003] There is no effective solution to the problem of the lack of error correction schemes for correctable errors in the prior art. Cont...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F11/07G06F13/40G06F13/42
CPCG06F11/0751G06F11/079G06F11/0793G06F13/4022G06F13/4068G06F13/4221G06F2213/0024G06F2213/0026
Inventor 魏冰
Owner ZHENGZHOU YUNHAI INFORMATION TECH CO LTD
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More