Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A display verification method

A verification method and display technology, which can be applied to static indicators, instruments, etc., can solve problems such as failure to find distortion, affecting pixel structure conversion pixel grayscale algorithm verification of display panels, and data distortion.

Active Publication Date: 2022-04-26
TCL CHINA STAR OPTOELECTRONICS TECH CO LTD
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, when the data is converted to the input data for algorithm verification through the FPGA platform, data distortion may occur, and such distortion cannot be found, which also affects the verification of the display panel pixel structure conversion pixel grayscale algorithm

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A display verification method
  • A display verification method
  • A display verification method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] The technical solutions in the embodiments of the present application will be clearly and completely described below in conjunction with the drawings in the embodiments of the present application. Apparently, the described embodiments are only some of the embodiments of this application, not all of them. Based on the embodiments in this application, all other embodiments obtained by those skilled in the art without making creative efforts belong to the scope of protection of this application.

[0024] Please refer to figure 1 , which shows a schematic structural diagram of a display verification device provided according to an embodiment of the present invention, the display verification device includes a PC (Personal Computer, personal computer) 10, a conversion circuit 20, an FPGA (field programmable gate array, field programmable logic gate Array) platform 30, timing control circuit 40, scan driving circuit 50, data driving circuit 60 and display panel 70. The scan...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention provides a display verification method comprising the following steps: step S1, select the screen range; step S2, accumulate after comparison; step S3, judge whether the cumulative quantity of step S2 is greater than or equal to the threshold, if so, end after the output display is normal, If not, proceed to the next step S4; and step S4, output an error prompt and end.

Description

technical field [0001] The invention relates to a display verification method, in particular to a display verification method using an FPGA verification algorithm for a display panel. Background technique [0002] Field programmable gate array (field programmable gate array, FPGA) is mainly used for signal processing and various high-speed analog simulations. It is also an effective means to verify the design of complex chips and chip designs through FPGA verification, which can make up for The lack of software simulation simulation reduces verification time. [0003] Display panels such as liquid crystal display panels and light-emitting diode (Light-emitting diode, LED) display panels, the pixel structure of the picture image is composed of red, green and blue sub-pixels. In order to realize image display, generally through the pixel The structure conversion algorithm obtains the gray scale of each sub-pixel. At present, the display panel uses FPGA to verify the pixel st...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G09G3/00G09G3/20G09G3/36
CPCG09G3/006G09G3/2074G09G3/3607G09G2320/0271G09G2320/029
Inventor 关晓亮肖光星付玉红
Owner TCL CHINA STAR OPTOELECTRONICS TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com