Instruction processing method and storage controller
A storage controller and instruction processing technology, applied in register device, program control design, electrical digital data processing, etc., can solve problems such as affecting the processing capacity of the processor, large bus delay, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0038] figure 2 It is a block diagram of a storage controller according to an embodiment of the present invention.
[0039] Please refer to figure 2 The storage controller 200 of an embodiment of the present invention includes a processor 210 and peripheral elements 240(1)-240(N). The processor 210 is coupled to peripheral elements 240(1)-240(N) through the system bus 220. The processor 210 includes a processor core 211 and an instruction buffer 230. The processor core 211 is coupled to the instruction buffer 230 through the regional bus 260. When the processor core 211 issues an instruction, the instruction is transmitted to the instruction buffer 230 via the instruction path 201. The instruction buffer 230 is, for example, a static random access memory (SRAM), a cache memory (cache memory) or other similar elements. The peripheral components 240(1)-240(N) will access instructions from the instruction buffer 230 and execute the instructions. Since the delay of the local bu...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


