Camera Link data receiving system and Camera Link data transmission method based on an FPGA
A technology for receiving systems and data, applied in the field of data transmission, can solve problems such as the increase in the number of interface chips and the number of input and output interfaces, the limited transmission video data rate, and the unfavorable effective use of system resources, etc., to achieve the goal of reducing the number of input and output pins Effect
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0014] The present invention will be further described below in conjunction with the accompanying drawings and embodiments.
[0015] The schematic diagram of the invention is shown in figure 1 . It can be seen from the figure that the present invention mainly includes 6 units, a clock module, a data analysis module 0, a data analysis module 1, a data analysis module 2, a data analysis module 3, and a sequence adjustment module. The clock module implements the clock analysis function, and outputs the pixel clock and the deserialization clock. The 4 sets of data analysis modules respectively implement the 1:7 deserialization of the 4 sets of data, and each outputs a set of 7-bit data. The 4 sets of data signals pass through the bit sequence adjustment module to output 28-bit data signals, which are combined with the pixel clock to finally output the clock data signal of the Camera Link standard source.
[0016] An FPGA-based Camera Link data receiving system, the signal receiv...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 
