Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Digital channel group delay equalizer and implementation method and device thereof

A technology of delay equalization and implementation method, applied in the field of communication, can solve the problems of difficult engineering use, difficult design and debugging, and low clock rate.

Active Publication Date: 2020-10-23
CHENGDU FOURIER ELECTRONICS TECH +1
View PDF8 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] Existing channel group delay equalizers have problems such as design and debugging difficulties and low operating clock rate
For example: IIR all-pass filters with nonlinear phase characteristics are generally used to implement. IIR filters have various structures, and the commonly used ones are direct type 1, direct type 2, and cascaded type, but no matter what structure the IIR filter Both include feedforward and feedback. The feedforward part can be easily implemented in digital circuits, but it is difficult for the feedback part to increase the operating clock rate in digital systems.
[0005] For the equalization of group delay, there is also a technology to equalize the difference in group delay caused by the IIR filter, which requires the use of the group delay curve of the nonlinear phase filter; and no technology has considered changing the original first-order or second-order structure, and the clock rate is low. , difficult to use in engineering

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Digital channel group delay equalizer and implementation method and device thereof
  • Digital channel group delay equalizer and implementation method and device thereof
  • Digital channel group delay equalizer and implementation method and device thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment

[0047] Such as figure 1 As shown in FIG. 1 , it is a flow chart of the implementation method of the digital channel group delay equalizer provided in this example.

[0048] Step 1: Use the instrument to accurately measure the group delay characteristic curve in the upper passband of the channel, such as figure 2 Shown is the group delay characteristic curve of the channel in a certain passband. Generally, the group delay in the middle of the effective transmission frequency band is small, and the edge is large, showing a characteristic of an approximate quadratic curve. The least square fitting method is used for this The curve fitting calculation result of the measurement results is the estimated value of the coefficient of the curve, and the estimated coefficient of the curve obtained by the least square method minimizes the sum of the squares of the residual error.

[0049] In the example, quadratic fitting is used, and high-order curve fitting can be performed as needed ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a digital channel group delay equalizer and an implementation method and device thereof. The method comprises the steps of obtaining group delay characteristic curve data in achannel for fitting to obtain a group delay characteristic fitting curve; calculating to obtain a group delay characteristic complementary curve complementary to the group delay characteristic fittingcurve; designing an all-pass IIR filter transfer function; adjusting an IIR feedback part, introducing extra poles and zero points at equal angle positions in a unit circle, and obtaining an adjustedtransfer function; and inserting a feedback part of the adjusted transfer function into an assembly line register in a multiply-add operation manner to perform retiming, thereby obtaining the digitalchannel group delay equalizer. The device comprises a fitting module, a complementation module, a transfer function module, an adjustment module and a retiming module. The equalizer can realize groupdelay equalization on a digital system and compensate group delay in a passband, so that system group delay is constant in the passband, the equalizer can operate at a high clock rate in an assemblyline mode, and the engineering practical value is high.

Description

technical field [0001] The invention belongs to the communication field and relates to group delay equalization technology, in particular to a digital channel group delay equalizer and its realization method and device. Background technique [0002] The radio frequency communication signal received through the antenna is digitally down-converted to extract the baseband signal. Due to the nonlinear phase characteristic of the front end of the system, the group delay of the system needs to be equalized. [0003] Since the information in the digital communication system is transmitted through the amplitude, frequency and phase of the communication signal, the phase characteristic of the system directly determines whether the signal is distorted or not. When the communication signal is distorted due to the phase characteristic of the system, it may cause errors in data information transfer. Group delay is one of the key parameters in digital communication systems. The system gr...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04L25/03H03G5/00H03G5/16H03H17/00
CPCH04L25/03878H03G5/005H03G5/165H03H17/00H03H2017/009
Inventor 肖坤峰
Owner CHENGDU FOURIER ELECTRONICS TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products