Reverse blocking type gate commutated thyristor and manufacturing method thereof
A technology of gate commutation and manufacturing method, which is applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve the problem of not being able to maintain low on-state voltage drop and low trigger current of GCT at the same time, device avalanche failure, carrier Difficult to extract and other issues
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0055] figure 2 It is a schematic plan view of a reverse-resistance gate-commutated thyristor according to Embodiment 1 of the present invention.
[0056] Such as figure 2 As shown, a GCT chip usually includes multiple basic GCT units. In the top view of the GCT cathode surface, the GCT cathode consists of many N + The emitter area (cathode comb) is formed, and each cathode comb corresponds to a basic GCT unit in the longitudinal direction. The cathode combs of the same size are arranged in circles along concentric circles with different diameters, and the cathode combs on the same circle are evenly arranged radially towards the center. The gate lead-out position is usually designed according to the chip size. In this embodiment, the gate terminal is located at a middle position between the chip center position of the thyristor and the edge terminal position of the thyristor.
[0057] Such as image 3 as shown, figure 2 The layered structure of the reverse-resistance...
Embodiment 2
[0074] Different from Embodiment 1, in this embodiment, the gate terminal is located adjacent to the edge terminal of the thyristor. In this case, the P 2 + anode emitter located at the P + N + area below the emitter and the P + The region of the anode emitter region at the edge termination location of the thyristor (eg Figure 5 and Image 6 shown).
[0075] To sum up, in the above-mentioned embodiment, by introducing a low emission anode structure (P 1 + anode emitter and P 2 + Anode emitter region) spontaneously adjusts the carrier concentration distribution at the terminal of the mesa, which can solve the -di / dt withstand capacity of the reverse resistance GCT in the reverse recovery stage, and can also adjust the current density of the cathode comb far away from the gate. Avoid carrier accumulation and finally lead to breakdown and turn-off failure. The new structure proposed by the present invention is especially suitable for large-size reverse resistance GCT ...
Embodiment 3
[0077] Figure 7 It is a schematic diagram of the manufacturing process of the reverse resistance type gate-commutated thyristor chip according to the third embodiment of the present invention. Specifically, the method for manufacturing a reverse-resistance gate-commutated thyristor chip of the present application includes the following steps:
[0078] In step S801, prepare N - type single crystal silicon substrate. First provide an N - Type-doped single crystal silicon substrate, the selection of substrate doping concentration and sheet thickness is mainly based on the requirements of parameters such as GCT blocking voltage and on-state voltage drop.
[0079] In step S802, to the N - Impurities are pre-deposited on the upper and lower surfaces of the type single crystal silicon substrate, and the impurities are diffused at high temperature to form a P base region and a P anode region. Optionally, using a closed-tube aluminum expansion process, the N - The upper surface ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


