Unlock instant, AI-driven research and patent intelligence for your innovation.

Debugging and testing method for FPGA external interface logic

A technology of external interface and test method, which is applied in the field of testing, can solve the problem that the testing technology cannot be separated, and achieve the effect of convenient testing

Active Publication Date: 2021-01-29
TIANJIN JINHANG COMP TECH RES INST
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The technical problem to be solved by the present invention is how to provide a debugging and testing method for FPGA external interface logic, to solve the problem that existing testing technology cannot break away from the advanced FPGA Problems with the traditional test mode of developers to software developers and then feedback to FPGA developers

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Debugging and testing method for FPGA external interface logic
  • Debugging and testing method for FPGA external interface logic
  • Debugging and testing method for FPGA external interface logic

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0025] In order to make the purpose, content and advantages of the present invention clearer, the specific implementation manners of the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments.

[0026] Such as Figure 1-3 Shown, the purpose of the present invention is to provide a kind of testing and debugging method facing FPGA external interface logic, external interface IP core, main test program are set on FPGA, described external interface IP core is the external interface IP core to be tested, is FPGA External interface logic, wherein is provided with debugging special-purpose register, described main test program is the program that can process script file and visit external interface IP register that software designer writes, script file and log file are set in upper computer test environment, described Script files are written for FPGA developers, and the log files are used to save test results.

[00...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a debugging and testing method for FPGA external interface logic, and belongs to the field of testing. In the FPGA external interface logic, a debugging special register set is arranged, debugging special registers are accessed to preliminarily judge the correctness of the FPGA external interface logic and the register absolute address thereof, and the functional correctness of the FPGA logic is verified by writing a configuration script of the register; and finally, a script can be regenerated to automatically test the new configuration script. The configuration script acts on the external interface IP core through a main test program, the FPGA external interface logic can be simply and conveniently tested, and a traditional test mode that FPGA developers firstlyand then software developers feed back to the FPGA developers is broken away.

Description

technical field [0001] The invention belongs to the technical field of testing, and in particular relates to a debugging and testing method for FPGA external interface logic. Background technique [0002] The common FPGA external interface logic debugging method is basically that after the FPGA writer completes the programming, the software engineer writes the driver program for functional testing. Since FPGA external interface developers cannot always write the hardware logic correctly at one time, it is necessary for FPGA writers and driver software developers to cooperate to complete the debugging of FPGA external interface logic. And every time debugging, it is necessary for the FPGA writer to inform the software personnel of the modification results of the FPGA first, and then the software personnel make corresponding modifications, and the FPGA developer has to wait for the test results of the software developer, which wastes a lot of time for both parties . [0003]...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/3185
CPCG01R31/318519
Inventor 李岩赵斌刘慧婕仇旭东
Owner TIANJIN JINHANG COMP TECH RES INST