Global layout method and device based on wire network distribution and capable of achieving wiring driving

Abstract

The invention discloses a global layout method and device based on wire network distribution and capable of achieving wiring driving. The method comprises the steps of performing global layout and legalization processing to obtain a layout result; performing global wiring to obtain a G-Cell congestion graph; counting the total number of wiring overflow in the G-Cell congestion graph; if the threshold value is exceeded, performing unit expansion and detection window application in sequence, and then performing global layout again; if not, outputting a layout result; the cell expansion includes determining all standard cells associated with the congested G-Cell and causing them to each undergo horizontal expansion and / or vertical expansion; the probe window application sub-step includes generating a virtual probe window for each standard cell associated with the congested G-Cell, the window being used for probing relevant cells in a global layout and applying additional density gradients to the standard cells based on the relevant cells. According to the invention, a layout result which is more friendly to wiring can be obtained, and the probability of wiring overflow is reduced.

Description

technical field [0001] The invention belongs to the technical field of integrated circuits, and in particular relates to a global layout method and device based on a wire network distribution-based routability drive. Background technique [0002] The layout of devices and the wiring between devices are two very important processes in integrated circuit design. In the early stage of the development of layout algorithms, due to the small scale of integrated circuits, the process does not have high requirements for layout results, and the line length is the algorithm. The only factor considered. With the scale of VLSI and the development of process, the difficulty of wiring in the physical design process is also increasing. It is difficult to get ideal results only by considering the routability in the wiring stage. The layout that only considers the line length may cause irreparable DRC (Design Rule Check) violations in the subsequent routing stage. In order to obtain a more ...

AI Technical Summary

Problems solved by technology

[0004]However, the above-mentioned cell expansion method can only solve the wiring congestion caused by the dense local standard cells. For standard cells related to congestion, if they are not located in the congested G- In the cell, it will be ignored; and, in the case of a large number of long-line nets gathered and the standard cells on the long-line net are far away from each other, the above-mentioned cell expansion method cannot separate these long-line nets

Therefore, the layout results obtained in the prior art using the above methods are still not friendly enough for subsequent wiring, resulting in a high possibility of wiring overflow

Images