Coarse-grained reconfigurable array parallel instruction configuration device and processor

A configuration device and coarse-grained technology, applied in the direction of concurrent instruction execution, machine execution device, electrical digital data processing, etc., can solve problems such as unacceptable circuit complexity, and achieve the goal of increasing instruction transmission speed, reducing hardware cost, and reducing the number Effect

CN113900713AActive Publication Date: 2022-01-07江苏清微智能科技有限公司
6 Cites 1 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Publication Date
2022-01-07

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention provides a coarse-grained reconfigurable array parallel instruction configuration device and a processor. The device comprises an instruction issuing unit, a processing unit, a switching network and a path control unit, the switching network adopts a butterfly structure and is provided with n input ports and n output ports, the N output ports of the instruction issuing unit are respectively connected with one input port of the switching network, and the M processing units are respectively connected with one output port of the switching network; the path control unit outputs corresponding control codes to the switching network to enable the n input ports and the n output ports to be communicated in a one-to-one correspondence mode, and therefore instructions sent by the instruction issuing unit from the output ports are transmitted to the processing unit in parallel through the switching network. Parallel transmission of instructions can be achieved, and the instruction transmission speed is increased; compared with a crossbar structure, the number of connecting wires and the number of switching units are greatly reduced, and the hardware cost is reduced.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The present invention relates to the technical field of processors, in particular to a device and method for instruction configuration of a processing unit. Background technique

[0002] In 1999, Dehon and Wawrzynel of the Reconfigurable Technology Research Center of the University of California, Berkeley defined reconfigurable computing as a computing organizational structure with the following characteristics: First, after its manufacture, the function of the chip can still be customized to solve any problem; The second is to realize the spatial mapping from the task to the chip to a large extent to complete the calculation. Any computing method that satisfies the above characteristics can be called reconfigurable computing. The first feature shows that reconfigurable computing is programmable after production, so it has the flexibility similar to general-purpose processors; the second feature shows that reconfigurable computing uses space parallel ...

Examples

Embodiment Construction

[0035] In order to make the purpose, technical solution and advantages of the present invention clearer and clearer, the present invention will be further described below in conjunction with the accompanying drawings and specific embodiments. Apparently, the described embodiments are only some of the embodiments of the present invention, but not all of them. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0036] figure 1 It is a block diagram of a coarse-grained reconfigurable array parallel instruction configuration device according to an embodiment of the present invention. The device includes an instruction issuing unit 1, a processing unit 3, a switching network 2, and a path control unit 4; the switching network 2 adopts a butterfly structure , there are n input ports and n output ports, the N output ports o...