Unlock instant, AI-driven research and patent intelligence for your innovation.

SoC chip simulation verification method, apparatus and device, and storage medium

A simulation verification, chip technology, applied in computer-aided design, special data processing applications, instruments, etc., can solve the problems of long simulation bootloader time, reduced SoC chip chip development efficiency, slow SoC chip simulation verification, etc., to achieve reduced time, increase the speed of simulation verification, and reduce the number of times

Pending Publication Date: 2022-04-05
SHANDONG YUNHAI GUOCHUANG CLOUD COMPUTING EQUIP IND INNOVATION CENT CO LTD
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] For the system-level simulation verification of the SoC chip, in order to verify the correctness of the SoC startup more comprehensively, the bootloader program is usually put into the simulation verification environment as a simulation stimulus for verification; The simulation verification of the chip is slow, which reduces the chip development efficiency of the SoC chip

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • SoC chip simulation verification method, apparatus and device, and storage medium
  • SoC chip simulation verification method, apparatus and device, and storage medium
  • SoC chip simulation verification method, apparatus and device, and storage medium

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0035] see figure 1 , which shows a flow chart of a SoC chip simulation verification method provided by an embodiment of the present invention, which may include:

[0036] S11: During the simulation verification process of the SoC chip, execute the bootloader program in the flash memory medium of the SoC chip, so as to realize the simulation verification operation before code relocation.

[0037] In the embodiment of the present application, for the system-le...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an SoC chip simulation verification method, device and equipment and a storage medium, and the method comprises the steps: in the simulation verification process of an SoC chip, executing a boot loader in a flash memory medium of the SoC chip to realize simulation verification operation before code relocation; after simulation verification operation before code relocation is completed, it is determined that a main memory of the SoC chip is initialized in the simulation verification operation process before code relocation, a boot loader is migrated into the main memory to achieve code relocation, the boot loader is executed in the main memory, and the SoC chip is subjected to code relocation. After the function of the data Cache corresponding to the main memory is enabled by executing the boot loader in the memory, other simulation verification operations after code relocation are realized based on the data Cache. Therefore, the time for simulating the boot loader can be shortened, the simulation verification speed of the SoC chip is improved, and the chip development efficiency of the SoC chip is improved.

Description

technical field [0001] The present invention relates to the technical field of chip testing, and more specifically, relates to a SoC chip simulation verification method, device, equipment and storage medium. Background technique [0002] SoC is a technology that integrates the key components of the system on a chip. It is a micro-miniature system; the composition of the SoC chip can include processors, caches, memories, digital IP cores, analog IP cores, etc. Software and hardware collaborative design and verification are SoC The key technology in the chip. An operating system runs on the SoC chip, currently the most commonly used is the embedded Linux system. When the SoC chip starts, it will first execute the bootloader program, and then call the operating system kernel kernel. [0003] For the system-level simulation verification of the SoC chip, in order to verify the correctness of the SoC startup more comprehensively, the bootloader program is usually put into the sim...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F30/3308
Inventor 王硕满宏涛刘刚陈贝
Owner SHANDONG YUNHAI GUOCHUANG CLOUD COMPUTING EQUIP IND INNOVATION CENT CO LTD