Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Server time synchronization device and method and server

A server time and synchronization device technology, applied in the server field, can solve problems such as error-prone, cost-increased, and timing is not easy to control, so as to avoid conflict risks, improve user experience, and simple principle

Pending Publication Date: 2022-05-31
LANGCHAO ELECTRONIC INFORMATION IND CO LTD
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The risk of the existing technology is that the CPU and BMC have a certain startup time, and it is not easy to control the timing of the two to obtain the system time. If they read at the same time, it is easy to make mistakes; Read the system RTC again. If the subsequent system time is updated again (such as synchronizing with the network), the BMC time will not be updated again.
In addition, the switch chip also adds a certain amount of cost to the design.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Server time synchronization device and method and server
  • Server time synchronization device and method and server
  • Server time synchronization device and method and server

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0038] Embodiment 1 of the present invention proposes a server time synchronization device. The present invention realizes the link switching between the central processing unit and the clock chip and the substrate management controller and the clock chip through a certain logic control signal, so as to ensure that both the central processing unit and the substrate manager can read the time of the clock chip when needed, and Both the CPU and the BMC can actively re-synchronize after the clock chip time is updated.

[0039] The device includes a first control module, a programmable logic chip, a second control module and a clock chip; the programmable logic chip is connected to the first control module and the second control module respectively; the clock chip is also connected to the first control module and the second control module respectively The two control modules are connected in communication; the first control module is used to issue the first instruction for operatin...

Embodiment 2

[0055] Based on the server time synchronization device proposed in Embodiment 1 of the present invention, Embodiment 2 of the present invention also proposes a server time synchronization method, such as figure 2 It is a flow chart of the time reading operation issued by the first control module of the server time synchronization method in Embodiment 2 of the present invention. In this process, the first control module issues a read operation on the time.

[0056] In step S200, the first control module issues a first instruction for time operation, and the programmable logic chip sends the monitored first instruction to the second control module; the first instruction for time operation is to read time;

[0057] In step S210, after receiving the first instruction, the second control module pulls down the level of the second instruction fed back to the first control module, and transmits the second instruction fed back by the second control module through the programmable logi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a server time synchronization device and method and a server. The device comprises a first control module, a programmable logic chip, a second control module and a clock chip, the programmable logic chip is respectively connected with the first control module and the second control module; the clock chip is also respectively connected with the first control module and the second control module; the first control module is used for sending out a first instruction for operating time and executing the operation on the time through the clock chip according to a second instruction fed back by the second control module; the programmable logic chip is used for sending the first instruction to the second control module and transmitting the second instruction to the first control module; and the second control module is used for lowering the level of the second instruction after receiving the first instruction. Based on the device, the invention further provides a time synchronization method and a server. According to the invention, the potential conflict risk of the central processing unit and the substrate management controller when reading or setting the time of the clock chip is avoided, and time synchronization is realized.

Description

technical field [0001] The invention belongs to the technical field of server time synchronization, and in particular relates to a server time synchronization device and method and a server. Background technique [0002] In recent years, with the changes in the international situation and domestic policies, more and more attention has been paid to localized servers. Among them, Phytium CPU platform servers are quite different from Intel platform in terms of architecture design, such as system time and BMC time. Synchronization: The Intel platform has a PCH bridge that can work in standby mode, and the BMC can obtain time from the PCH for synchronization. The Feiteng platform has no bridge chip and requires an external RTC chip. Both the CPU and the BMC need to obtain the time from the external RTC chip. How to ensure that the CPU and BMC do not conflict when obtaining the time, and how to synchronize the BMC time after the network synchronization time after the system starts...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F1/12G06F1/14
CPCG06F1/12G06F1/14Y02D10/00
Inventor 武丽伟刘圣金
Owner LANGCHAO ELECTRONIC INFORMATION IND CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com