Unlock instant, AI-driven research and patent intelligence for your innovation.

Manufacture of floating grid for quick-erasing memory unit

A floating gate and manufacturing method technology, which is applied in semiconductor/solid-state device manufacturing, electrical components, semiconductor devices, etc., can solve the problems of silicon nitride stress, increased manufacturing cost, defects, etc., and achieves easy control and manufacturing process. Stable, fewer steps in the manufacturing process

Inactive Publication Date: 2004-07-07
MACRONIX INT CO LTD
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] 1. Due to the need for wet etching to remove the high-density plasma oxide layer and silicon nitride layer, it is easy to cause defect problems
[0008] 2. There are problems such as stress in silicon nitride, which will increase the production cost

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Manufacture of floating grid for quick-erasing memory unit
  • Manufacture of floating grid for quick-erasing memory unit
  • Manufacture of floating grid for quick-erasing memory unit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0037] Figure 2A to Figure 2C It is a preferred embodiment of the present invention, a sectional view of a process flow of a floating gate. see Figure 2A , in the manufacturing process of the present invention, we do not form the silicon nitride layer described in the background of the invention. More specifically, we firstly form a first polysilicon pattern 202 on the substrate 200, which is thicker than the existing polysilicon pattern, but does not form a silicon nitride layer. Since there is no silicon nitride layer, hot phosphoric acid is not required for the silicon nitride removal step. Also, without the silicon nitride layer, the existing stress problems do not arise.

[0038] Next, in the manufacturing method, a high density plasma (HDP) oxide layer 204 (HDP oxide layer) is deposited on the substrate 200 using high density plasma technology (High Density Plasma; HDP) technology to cover the above-mentioned first polysilicon pattern 202. One of the characteristi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The manufacture of floating grid for quick-erasing memory cell is to reach flat memory cell. By means of sputtering etching or dry etching process, polysilicon grid and high-density plasma oxide layer are etched to define floating grid. In the said manufacture, no SiN is formed, so as to simplify technological process and avoiding the negative effect of SiN.

Description

technical field [0001] The invention relates to a semiconductor manufacturing method, in particular to a manufacturing method of a floating gate of a flash memory unit. Background technique [0002] Figure 1A to Figure 1B It is a schematic cross-sectional flow diagram of an existing floating gate manufacturing method. see Figure 1A , which has a polysilicon gate 112 (poly gate). A layer of silicon nitride 110 (nitride) is formed on the polysilicon gate 112 . This layer of silicon nitride 110 can function as a hard mask in the planarization step of subsequent processes. However, the silicon nitride layer 110 has its disadvantages. First, the silicon nitride layer 110 needs to be removed by hot phosphoric acid in the subsequent manufacturing process, thus adding one more process step. Second, the silicon nitride layer 110 will induce some defects and also attract some mobile ions. [0003] read on Figure 1A One of the above-mentioned planarization steps is to deposit ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/28H01L21/82
Inventor 邱宏裕苏俊联吕文彬
Owner MACRONIX INT CO LTD