Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for verifying wideband communication logic emulating platform design

A technology of logic simulation and broadband communication, which is applied in the verification field of logic simulation platform design, can solve problems such as difficult verification and statistics of layered characteristics of data packets, long-term, difficult to locate the error point of the tested logic function, etc., to reduce Preparatory work, easy transplantation, and strong versatility

Inactive Publication Date: 2005-10-19
BEIJING HUAWEI DIGITAL TECH
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The first method above requires a certain amount of technical accumulation, and the second method requires a long period of time for long-term preparation, which is not suitable for the actual situation of the current logic design, which is mostly a new design, and it is not easy to locate the error point of the logic function under test, and it is not easy to do. Hierarchical feature checksum statistics to datagrams

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Examples

Experimental program
Comparison scheme
Effect test

Embodiment approach

[0020] Below is a kind of embodiment of the present invention:

[0021] valid

vlan num.

valid

group / broad num.

sequence

crc-8

[0022] The first byte (vlan area): valid='1' means that there is vlan, vlan num="vlan group number The second byte (attribute area): valid="00" reserved,

[0023] valid="01" means broadcast,

[0024] valid="10" means multicast,

[0025] valid="11" means unicast,

[0026] group / broad num="multicast, broadcast, unicast group number".

[0027] The third byte (message number area): sequence="data message sequence number".

[0028] The fourth byte (check area): crc-8 check of the rest of the payload

[0029] When constructing incentives, confirm whether the incentive is unicast, multicast or broadcast, and whether it has a vlan. If there is a vlan at the corresponding position to '1', the following 7bits indicate the vlan group. Since logic simulation generally does not require a larg...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention relates to a verifying method for the design of the logic-emulation platform in the wide-band communication, comprising the following steps: constructing a file of the exciting data with additional information area; producing an exciting file of a model of an arbitrary data flow of the structure and inputting this file into the emulation platform; configuring the attributes of each target terminal port at receiving terminal port; receiving the logic output of the emulation platform at receiving terminal port and reconstructing the file; determining the verifying result according to the reconstructed file. The invention can make data file itself carry useful information with smaller cost without doing TESTBENCH in the manner of the golden rule or the structure mode.

Description

Technical field: [0001] The invention relates to the simulation platform design in the logic design of the broadband communication field, in particular to a verification method for the logic simulation platform design. Background technique: [0002] At present, in the logic simulation design in the field of broadband communication, two methods are mainly used to verify whether the logic function is correct or not: 1. The golden rule method, that is, to use the incentives that have been proven to be correct, and to compare the obtained new simulation results with those that have been proven before. Compare the correct results to judge whether the same function of the logic under test is correct or not; 2. Model mode, that is, to establish a logical function model through abstract behavior-level modeling. After verifying that the model is correct, apply the same set of incentives to both the behavioral model and the simulated code at the rtl level, and use the response of the ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G01R31/3183H04L12/24H04L12/26H04Q3/00
CPCG01R31/318314
Inventor 牟景辉张绢郝迁
Owner BEIJING HUAWEI DIGITAL TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com