Unlock instant, AI-driven research and patent intelligence for your innovation.

Bit reduction device

A technology of shrinking and correcting circuits, which is applied to TVs, instruments, and color TV parts, etc., and can solve the problems of PWM components such as visual perception

Inactive Publication Date: 2007-07-11
PANASONIC CORP
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

On the other hand, in the case of no input, the input signal is a DC "0" signal, and the so-called DC "0" signal is "black". Usually, even if there is noise, it is not conspicuous. However, in the image quality correction circuit 500, the When the bias voltage is added to the image signal (equivalent to the user's adjustment of the enhanced black level), there is a problem that the PWM component is perceived as noise

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Bit reduction device
  • Bit reduction device
  • Bit reduction device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0020] The zooming device of the present invention switches the zooming operation according to at least one of the state of the input signal and the setting state of the user and the setting state of the device. In this way, the bit reduction device of the present invention can ensure the gray level and prevent the occurrence of beat noise, and can also solve the problems existing in the existing methods already described.

[0021] Fig. 1 is an example of the structure of the scaling device of the present invention, in the example of Fig. 1, the image quality correction circuit 100 corrects the image quality of the input image signal inputted through the terminal 150, the output of the image quality correction circuit 100 It is input to the first reduction and shaping circuit 110 (hereinafter referred to as the noise reduction and shaping circuit 110 ) and the second reduction and shaping unit 120 which are the first reduction unit. In Fig. 1, the first abbreviation part is ma...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A bit reduction apparatus preventing visual recognition of beat noise while maintaining gradation is presented. The bit reduction apparatus of the invention changes over the bit reduction operation by executing simple discarding process and noise shaping process, on the basis of at least any one of input signal state, user's setting state, and apparatus setting state.

Description

technical field [0001] The present invention relates to a downscaling device for reducing the number of bits of an image signal to ensure its gray scale. Background technique [0002] Generally, in digital signal processing, the more digitized bits, the higher the gray level. However, an increase in the number of bits has a problem of increasing the circuit scale and the number of pins of the device. In digital signal processing, there are various proposals for reducing the number of bits while ensuring gray levels as much as possible, and Japanese Laid-Open Patent Publication No. 2000-224047 is one example. [0003] In addition, as a more general circuit, a bit reduction circuit using an adder and a delay is widely used for noise reduction shaping. This prior art will be described with reference to FIGS. 5 , 6 , and 7 as an example of the prior art. [0004] 5 is a block diagram showing the structure of a prior art example. In this figure, an image quality correction cir...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H04N5/21H04N1/405H04N1/41H04N5/06H04N5/202H04N5/57H04N5/66
CPCH04N1/4057H04N5/21H04N5/57H04N5/66G09G2340/0428H04N5/06H04N5/202H04N21/4318
Inventor 幡野贵久
Owner PANASONIC CORP