Testing array and method for testing storage array
What is Al technical title?
Al technical title is built by PatSnap Al team. It summarizes the technical point description of the patent document.
An array and pair test technology, which is applied in the field of test arrays and test storage arrays, can solve the problems of inaccurate small-scale testing and inability to replicate load effect setup time, etc.
Inactive Publication Date: 2003-04-30
HEWLETT PACKARD CO
View PDF0 Cites 7 Cited by
Summary
Abstract
Description
Claims
Application Information
AI Technical Summary
This helps you quickly interpret patents by identifying the three key elements:
Problems solved by technology
Method used
Benefits of technology
Problems solved by technology
This technique may be unsatisfactory because small-scale tests cannot replicate loading effects, settling times, and other phenomena that occur in full-scale arrays
Therefore, small-scale testing may not be accurate enough for some applications
Method used
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more
Image
Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
Click on the blue label to locate the original text in one second.
Reading with bidirectional positioning of images and text.
Smart Image
Examples
Experimental program
Comparison scheme
Effect test
Embodiment Construction
[0019] Test arrays and methods of testing arrays will be discussed with preferred implementations and pictures.
[0020] figure 1 is a simplified diagram of a test array 100 according to a first embodiment. The test array 100 includes a plurality of row conductors 110 and column conductors 120 . The row conductor 110 intersects the column conductor 120 at the memory cell 130 . The test array 100 is an intersection memory array, which can be any intersection memory type, for example: magnetic random access memory (MRAM), fuse memory (fuse memory), anti-fuse memory (anti-fuse memory), charge memory, mask Read-only (mask ROM) memory and other storage types.
[0021] The row conductors 110 of the test array 100 terminate at conductive terminals 112 and the column conductors 120 terminate at conductive terminals 122 . figure 1 , endpoints 112, 122 are illustrated as conductive pads. However, any form of conductive terminals is suitable for use with test array 100 . Endpoints ...
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more
PUM
Login to view more
Abstract
A test array (100, 200) includes row conductors (110, 210), column conductors (120, 220), and memory cells (130, 230) located at crossing points of the row and column conductors. The test array (100, 200) can have groups (124, 214, 224) of the row conductors (110, 210) or the column conductors (120, 220) electrically coupled, or ganged together, so that they share common terminals (216, 226). Other selected row and column conductors can have individual terminals (112, 122, 212, 222). In this configuration, memory cells (130, 230) located at the intersection of row and column conductors that have individual terminals (112, 122, 212, 222) can have their characteristics measured using a test apparatus. Ganging together groups of row or column conductors means that the test array has (100, 200) fewer terminals for connection to the test apparatus. Therefore, a test apparatus having a limited number of probes for connection to test array terminals can be used to test arrays (100, 200) of various sizes.
Description
technical field [0001] The present invention relates to testing arrays and methods of testing storage arrays. More specifically, the present invention relates to testing methods and arrays that allow accurate testing of the arrays without unnecessary time and expense. Background technique [0002] Intersection memory arrays contain memory cells located at the intersections of horizontal row conductors and vertical column conductors. A memory cell acts as a memory element in a cross-point memory array, typically storing a binary state "1" or "0". Memory cells, row and column conductors, and other circuitry can be placed on the substrate. Well-known examples of cross-point memory arrays include non-volatile memories, such as one-time-programmable (OTP) memories, and reprogrammable memories. Storage arrays need to be tested in many environments, such as before mass production and during the development of new storage arrays. Testing may include measuring characteristics of ...
Claims
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more
Application Information
Patent Timeline
Application Date:The date an application was filed.
Publication Date:The date a patent or application was officially published.
First Publication Date:The earliest publication date of a patent with the same application number.
Issue Date:Publication date of the patent grant document.
PCT Entry Date:The Entry date of PCT National Phase.
Estimated Expiry Date:The statutory expiry date of a patent right according to the Patent Law, and it is the longest term of protection that the patent right can achieve without the termination of the patent right due to other reasons(Term extension factor has been taken into account ).
Invalid Date:Actual expiry date is based on effective date or publication date of legal transaction data of invalid patent.