Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Double CPU communication systems based on PCI shared memory

A technology of shared memory and communication system, applied in the field of dual CPU communication system, to achieve the effect of ensuring communication efficiency

Inactive Publication Date: 2005-01-12
HUAWEI TECH CO LTD
View PDF0 Cites 13 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The present invention solves the problem of access consistency of dual CPUs based on PCI-based communication shared memory access, and provides a simple and efficient communication system between dual CPUs

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Double CPU communication systems based on PCI shared memory
  • Double CPU communication systems based on PCI shared memory
  • Double CPU communication systems based on PCI shared memory

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0020] In this system, BCM1250 microprocessor allocates 16M physical memory as shared memory, and sets the address mapping register in PCI configuration space; PPC8245 microprocessor reserves 16M memory address space, and sets BARO register in PCI configuration space. Through the configuration of both parties, the PPC8245 microprocessor can access the 16M physical memory on the BCM1250 microprocessor through the PCI bus to complete the initialization of the PCI device. At the same time, the BCM1250 microprocessor can interrupt the PPC8245 microprocessor through the INTA, and the PPC8245 microprocessor can Interrupt the BCM1250 microprocessor through MAILBOX to realize the interrupt communication between the two.

[0021] The shared memory is divided into a communication channel from the PPC8245 microprocessor to the BCM1250 microprocessor and a communication channel from the BCM1250 microprocessor to the PPC8245 microprocessor. Referring to Figure 1, the first 8M of the shared...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The system includes following arrangements: BCM1250 microprocessor assigns a physical memory as shared memory; setting up address mapping register in PCI configuration space; preserving a segment of memory address space for PPC8245 microprocessor; setting up BAR0 register in PCI configuration space, whose shared memory is divided into two communication channels: first channel is from PPC8245 to BCM1250, and second channel is from BCM1250 to PPC8245. Thus, communication between two CPU is realized through the said two channels. The invention realize first channel operated in reliable synchronous transmitting mode, and second channel operated in not reliable synchronous transmitting mode so as to guarantee both communication efficiency, reliability and stability of system.

Description

Technical field [0001] The invention belongs to the field of communication systems among multiple CPUs in a board, and in particular relates to a dual-CPU communication system based on PCI shared memory. Background technique [0002] In a dual-CPU system, one CPU acts as a PCI master, and the other acts as a PCI slave. The CPU of the device can access this memory, and this memory is called shared memory, and it is used to realize the communication between the two CPUs. At present, the network processor based on the dual-CPU structure usually uses the BCM1250 microprocessor for forwarding, which is responsible for the forwarding of data packets, and the PPC8245 microprocessor for control, responsible for the management of forwarding entries, and the two communicate with each other through the PCI bus. Among them, the BCM1250 microprocessor acts as a PCI slave device, providing 16M memory as a shared memory, and the PPC8245 microprocessor can access the 16M physical memory on...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F15/163
Inventor 杨志岗黄明飞
Owner HUAWEI TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com