Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

Circuit and method for generating column path control signals in semiconductor device

a technology of circuit and path control, applied in logic circuit coupling/interface arrangement, digital storage, instruments, etc., can solve problems such as erroneous read or write operation

Active Publication Date: 2009-08-18
SK HYNIX INC
View PDF21 Cites 15 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

As a result, there is a problem in that an erroneous read or write operation is carried out.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Circuit and method for generating column path control signals in semiconductor device
  • Circuit and method for generating column path control signals in semiconductor device
  • Circuit and method for generating column path control signals in semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030]Preferred embodiments of the present disclosure will now be described in detail with reference to the accompanying drawings.

[0031]In a column path control signal generating circuit and method according to the present disclosure, generation of column path control signals required for a read / write operation in a semiconductor device is achieved, using delay of a strobe signal through the same delay unit. Accordingly, the column path control signals can be generated under the condition in which they have been influenced by the same process, voltage, and temperature (PVT) characteristic variation of CMOS transistors. As a result, the initially-designed timing margins among the column path control signals can be maintained.

[0032]FIGS. 2A to 2C are circuit diagrams illustrating a column path control signal generating circuit according to an exemplary embodiment of the present disclosure.

[0033]As shown in FIG. 2A, the column path control signal generating circuit includes a strobe si...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A circuit for generating column path control signals in a semiconductor device is provided. The circuit includes a strobe signal delay unit configured to receive a strobe signal, and delay the received strobe signal for different delay periods, to generate a plurality of respective delayed strobe signals, and a control signal generator configured to receive at least one of the delayed strobe signals, and perform a logical operation to the received signal, to generate a first column path control signal for controlling a column path of the semiconductor device.

Description

BACKGROUND[0001]The present disclosure relates to a circuit and method for generating column path control signals in a semiconductor device, wherein the column path control signals can be generated under the condition in which they have been influenced by the same process, voltage, and temperature (PVT) characteristic variation of CMOS transistors.[0002]In general, a semiconductor device, in particular, a DRAM, needs various column path control signals for execution of a read or write operation. For example, column path control signals required for execution of a read or write operation in a DRAM include local input / output line precharge signals (for example, liopcg and lio_pcgback in FIG. 1) for controlling an operation of precharging signals on local input / output lines, a local input / output line reset signal (for example, lio_rst in FIG. 1) for equalizing the levels of the local input / output lines in response to the local input / output line precharge signals (for example, liopcg an...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(United States)
IPC IPC(8): G11C7/00G11C8/00
CPCG11C7/02G11C11/4076G11C7/22G11C7/04G11C5/147G11C7/1048G11C11/4093H03K19/0175
Inventor KWACK, SEUNG WOOK
Owner SK HYNIX INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products