Method for making MOS transistor with source-drain on insulating layer

Abstract

The invention discloses a method for preparing MOSFET transistor that have drain and source on insulating layer. The method includes: after forming gate pattern on base material according to regular MOSFET, taking gate pattern as mask to dope ions and forming low doped surface layer and high doped internal buried layer. Afterwards, forming side wall besides the gate and taking the side wall as mask to slotting from two sides of source and drain for exposing the high doped buried layer; then etching the high doped layer under the source and drain with selective etching technique, filling the holes left after etching with materials to form insulating layer under source and drain.

Description

Technical field: [0001] The invention belongs to the technical field of semiconductor integrated circuits and its manufacture, and in particular relates to a method for manufacturing a MOSFET transistor whose source and drain are located on an insulating layer. Background technique: [0002] The mainstream technology of today's integrated circuits is Complementary Metal Oxide Semiconductor (CMOS) technology. The development of CMOS technology has always followed Moore's Law and the theory of scaling down. With the continuous reduction of device size, the performance of MOS devices and the integration density of integrated circuits are continuously improved, making integrated circuit products more and more powerful, while product prices continue to decrease. At present, the feature size of MOS devices has entered the nanometer scale. New physical effects have an increasing impact on nanoscale MOS devices, and at the same time, traditional device fabrication processes also e...

AI Technical Summary

Problems solved by technology

New physical effects have an increasing impact on nanoscale MOS devices, and at the same time, traditional device fabrication processes also encounter new challenges

Images