A CIC filter and realizing method therefor
An implementation method and filter technology, which is applied in the electronic field, can solve the problems of CIC abnormal state, large resource occupation, and large processing delay, and achieve the effects of optimizing the implementation structure, saving resources, and reducing processing delay
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0048] Such as image 3 As shown, according to the method of the present invention, the m-level cascading realizes the difference of d times, and the simplified CIC filter structure schematic diagram with self-recovery function of abnormal state. COMB in the figure is a comb filter. INTEG is the integrator. The structure of this embodiment includes m-1 comb filter and m-1 integrator, a keeper, a reset signal generator and a redundant integrator of the last stage integrator.
[0049] The comb filter and the integrator are respectively cascaded, and the keeper is connected in series between them, and the data is output through the comb filter, the keeper, and the integrator in turn to realize the filtering function. Each comb filter or each integrator has the same structure, and the processing fixed-point bit width of each stage can be calculated by formula (1) and formula (2).
[0050] The basic principle of the keeper is as follows: Assuming that the m-level CIC implements ...
Embodiment 2
[0059] According to the method of the present invention, the realization structure of the CIC that 5 levels of cascading realizes 4 times of interpolation can be simplified as Figure 4 structure shown. In this embodiment, the reset signal generator is composed of three parts: 1) the high two-bit judgment module, used to judge whether the highest bit and the second highest bit of the output data are equal, and output a reset signal when they are not equal; 2) an equal judgment module, It is used to judge whether the output of the last stage integrator and the output of the redundant integrator are equal, and output a reset signal when they are not equal; 3) or an operation module.
[0060] The bit width of each level is calculated by formula (1) and formula (2), and the calculation results are shown in the following table:
[0061] series
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com
