Unlock instant, AI-driven research and patent intelligence for your innovation.

Production method of high voltage MOS transistor

A technology of a MOS transistor and a manufacturing method, applied in the field of semiconductor manufacturing process, can solve the problems of gate oxide layer threshold voltage reduction, double peaks, poor device stability, etc., and achieve the effects of improving threshold voltage, increasing stability, and reducing device power consumption

Inactive Publication Date: 2009-09-09
SEMICON MFG INT (SHANGHAI) CORP +1
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0010] The problem to be solved by the present invention is to provide a method for manufacturing a semiconductor transistor, which prevents gate oxidation from being easily caused during the formation of the gate oxide layer due to the fact that the gate oxide layer of the high-voltage MOS transistor is relatively thick and is affected by the chamfering of the shallow trench isolation region. The edge part of the layer is thinner than the middle part, resulting in a lower threshold voltage at the edge of the gate oxide layer, resulting in a double peak phenomenon, resulting in high power consumption of the device and poor stability of the device.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Production method of high voltage MOS transistor
  • Production method of high voltage MOS transistor
  • Production method of high voltage MOS transistor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0043] In order to make the above objects, features and advantages of the present invention more comprehensible, specific implementations of the present invention will be described in detail below in conjunction with the accompanying drawings.

[0044] figure 2 It is a flow chart of making a high-voltage NMOS transistor in the present invention. like figure 2 As shown, step S201 is executed to form an auxiliary active area pattern to be exposed at the junction of the active area pattern to be exposed and the isolated area pattern to be exposed, and the auxiliary active area pattern to be exposed is connected to the active area pattern to be exposed. Exposing the pattern of the isolation region to protrude; S202 transferring the pattern of the active region to be exposed, the pattern of the isolation region to be exposed, and the pattern of the auxiliary active region to be exposed to the silicon substrate to form the active region, the isolation region and the auxiliary act...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A method for manufacturing a high-voltage MOS transistor, comprising the following steps: forming an auxiliary active region pattern to be exposed at the junction of an active region pattern to be exposed and an isolation region pattern to be exposed; The pattern and the pattern of the auxiliary active area to be exposed are transferred to the silicon substrate to form the active area, isolation area and auxiliary active area; the first p-type ion implantation is performed in the silicon substrate of the active area and the auxiliary active area ; Form a photoresist layer on the silicon substrate, and after exposure and development, form an opening on the photoresist layer; use the photoresist layer as a mask to conduct a second p Type ion implantation; forming a gate oxide layer on the silicon substrate in the active area and the auxiliary active area. After the above steps, the same type of ion implantation is performed twice in the auxiliary active region to increase the threshold voltage of the auxiliary active region, and the double peak phenomenon does not appear, thereby reducing the power consumption of the device and increasing the stability of the device operation.

Description

technical field [0001] The invention relates to a semiconductor manufacturing process, in particular to a method for manufacturing a high-voltage MOS transistor, in particular to a method for preventing double-peak effects in the process of manufacturing a high-voltage MOS transistor. Background technique [0002] In semiconductor technology, even though the device size continues to shrink, it is still desirable to improve the performance of transistors, and it is also desirable to manufacture integrated circuit semiconductor devices that combine low, high, and medium voltage applications. For example, integrated circuits (hereinafter referred to as driver ICs) used to drive image sensors, LCDs, and printed magnetic heads, etc., are composed of ICs with strong withstand voltage between the drain and source that operate at a power supply voltage above +V. The drive output unit of the high-voltage MOS transistor and the logic unit of the control drive output unit of the low-vo...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/336H01L21/265H01L21/822
Inventor 蔡巧明辛春艳卢普生
Owner SEMICON MFG INT (SHANGHAI) CORP