Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for realizing bare nucleus software debugging in multicore processor

A technology for multi-core processors and debugging tasks, applied in the field of communications, can solve problems such as inability to debug multi-core processors, and achieve the effects of facilitating development and debugging, enhancing competitiveness, and improving satisfaction

Inactive Publication Date: 2009-10-28
ZTE CORP
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] The purpose of the present invention is to provide a method for implementing software debugging in the field of communication by using a multi-core processor, so as to solve the problem that part of the core of the multi-core processor is used for data plane processing without running the operating system.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for realizing bare nucleus software debugging in multicore processor
  • Method for realizing bare nucleus software debugging in multicore processor
  • Method for realizing bare nucleus software debugging in multicore processor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0034] When the multi-core processor is limited by the allocation of IP addresses, the following methods can be used: image 3 As shown in the software debugging scheme, correspondingly, the debugging single board of the multi-core processor adopts the following figure 1 Structure setup shown. With this implementation method, the control plane core needs to be used as an agent to distribute the debugging request information to the data plane core for the second time, such as image 3 The control plane core 103 in the network acts as a proxy. When the distributor extracts the destination IP address and judges that the IP address is the same as the IP address of the data plane core (105, 106), the distributor will redistribute the debugging notification information to the data plane core through the proxy of the control plane core 103 (105, 106). If after the distributor extracts the destination IP address, it judges that the IP address is the same as the IP address of the co...

Embodiment 2

[0054] When the multi-core processor is not limited by the number of IP addresses, you can use the following Figure 4 As shown in the software debugging scheme, correspondingly, the debugging single board of the multi-core processor adopts the following figure 2 Structure setup shown. With this implementation method, the control plane core does not need to act as a proxy. After the distributor extracts the destination IP address, it determines that the IP address is related to one or more of the control plane cores (103, 104) or data plane cores (105, 106). When the IP addresses are the same, the distributor directly sends debugging notification information to the control plane cores (103, 104) or data plane cores (105, 106).

[0055] The second embodiment is described in detail below, the method for realizing bare-core software debugging in the multi-core processor of the present invention, please refer to the attached Figure 4 , and its implementation process includes t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method for realizing bare-core software debugging in a multi-core processor. Configure the rules, extract the destination IP address, and after judging that it is the same as the preset IP address in the multi-core processor, output the debugging notification information to the multi-core processor; after the multi-core processor receives the debugging notification information, Perform debugging tasks. Compared with the prior art, adopting the method of the present invention can greatly facilitate the development and debugging of products using multi-core processors, the time to market of products, enhance the competitiveness of products, and shorten the resolution time of failures in the use of products, and improve Customer satisfaction with the product.

Description

technical field [0001] The invention relates to the communication field, in particular to a method for realizing bare-core software debugging in a multi-core processor. Background technique [0002] With the advent of the information age and the continuous emergence of various new technologies and services, users have higher and higher bandwidth requirements for both mobile communications and data communications. In order to meet the high bandwidth requirements of a single user, operators require mobile communication equipment and data communication equipment to have large capacity, high access and high processing performance. In order to meet the requirements of large capacity, high access and high processing performance, a large number of multi-core processors with high processing capabilities have been used in mobile communication devices and data communication devices. [0003] A multi-core processor is a processor that integrates multiple cores on a single chip. At the...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F11/36
Inventor 郭树波
Owner ZTE CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com