Check patentability & draft patents in minutes with Patsnap Eureka AI!

Method for manufacturing fin transistor that prevents etching loss of a spin-on-glass insulation layer

A fin-type transistor and insulating layer technology, applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve problems such as difficulty in normal operation, shortened data retention time, and reduced device yield and reliability

Inactive Publication Date: 2008-10-01
SK HYNIX INC
View PDF1 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

For example, in DRAM devices, the data retention time is shortened, making normal operation difficult and thus reducing the yield and reliability of the device

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for manufacturing fin transistor that prevents etching loss of a spin-on-glass insulation layer
  • Method for manufacturing fin transistor that prevents etching loss of a spin-on-glass insulation layer
  • Method for manufacturing fin transistor that prevents etching loss of a spin-on-glass insulation layer

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] A preferred embodiment of the present invention relates to a method of manufacturing a fin transistor, wherein a carbon polymer (carbonpolymer) layer is formed as a protective layer over a spin-on-glass insulating layer, its thickness is etched, and then a wet etching process is performed to achieve a fin transistor. transistor. Also, if the wet etching process is performed while the protective layer is formed on the spin-on-glass insulating layer, loss in the sidewall of the etched spin-on-glass insulating layer can be prevented because the protective layer is filled in the spin-on-glass insulating layer. in the etched portion of the junction layer, and thereby protect the sidewalls during the subsequent wet etch process.

[0029] As described above, in the embodiments of the present invention, although the spin-on-glass insulating layer is used as the fine spacer-fill material, loss in the sidewall of the spin-on-glass insulating layer can be prevented during the wet ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A method for manufacturing a fin transistor includes forming a trench by etching a semiconductor substrate. A flowable insulation layer is filled in the trench to form a field insulation layer defining an active region. The portion of the flowable insulation layer coming into contact with a gate forming region is etched so as to protrude the gate forming region in the active region. A protective layer over the semiconductor substrate is formed to fill the portion of the etched flowable insulation layer. The portion of the protective layer formed over the active region is removed to expose the active region of the semiconductor substrate. The exposed active region of the semiconductor substrate is cleaned. The protective layer remaining on the portion of the etched flowable insulation layer is removed. Gates are formed over the protruded gate forming regions in the active region.

Description

technical field [0001] The present invention relates to a method of manufacturing a fin transistor, and in particular, to a method of manufacturing a fin transistor in which a spin-on-glass layer used as a material for a field insulating layer is prevented etching loss. Background technique [0002] As the design rules of semiconductor devices decrease, the channel length and width of transistors decrease accordingly. As a result, existing planar transistor structures are limited in realizing the threshold voltage required for highly integrated semiconductor devices with minimum line widths of less than 100 nm. In order to solve this problem, a fin transistor has been proposed in which an increase in driving current and required operating speed can be obtained by increasing a channel width. [0003] The fin transistor structure includes field insulators that are etched to create active areas with raised structures, and thus the line width of the transistor increases the he...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/822H01L21/335H01L21/336
CPCH01L21/0206H01L21/31133H01L29/66795H01L29/7851
Inventor 辛东善宋锡杓李泳昊
Owner SK HYNIX INC
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More