Transmission stream deplexing hardware construction and implementation method
A technology of hardware structure and implementation method, which is applied in the direction of electrical components, TV, selective content distribution, etc., and can solve problems such as large CPU occupancy rate, limited performance of software demultiplexing speed, and unfavorable CPU performance.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
specific Embodiment approach
[0035] The specific implementation of each module is as follows:
[0036] The TS stream signal enters the hardware processing circuit through the SPI interface. There is an input processing logic inside the input part. The logic receives the TS stream packet into Buffer1 according to the timing of the SPI interface. The SPI interface supports two modes of input, one is 188 bytes TS stream packet input, one is 204-byte TS stream packet input, the input timing is as follows Figure 4 and Figure 5shown. The difference between the two modes is that in the first mode, a packet has only 188 bytes, and the DVALID signal is always high; in the second mode, besides the data of 188 bytes, there are 16 bytes of stuffing bytes, The DVALID signal is high during the first 188 bytes and low during the 16 stuff bytes. Each time the input processing logic receives a TS flow packet, it notifies the packet processing part to start packet processing. When the packet processing part is proces...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 