Method and device for accessing registers
A register and access operation technology, applied in the field of communication, can solve the problems of small data load, affect the utilization rate of transmission bandwidth, and restrict the efficiency of SRIO interface, so as to increase the size, improve efficiency and utilization rate of transmission bandwidth, and realize centralized access Effect
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0047] When the DSP processor performs a write operation on the ASIC chip, in order to increase the size of the effective data load in a single operation, thereby effectively improving the efficiency of the SRIO interface and the utilization rate of the transmission bandwidth, the embodiment of the present invention provides a method for accessing registers. method, see image 3 , is a schematic diagram of a scenario for accessing registers provided by an embodiment of the present invention, wherein the ASIC chip includes a set access interface, each actual register 0, register 1, register 2...register m in the ASIC chip, this embodiment Assume that the DSP processor needs to write to multiple discrete address registers (such as register 1, register 3, and register 5) in the ASIC chip as an example for illustration, see Figure 4 , the content of the method is as follows:
[0048] Step 101: the DSP processor obtains the address of the register to be written and the operation ...
Embodiment 2
[0063] In order to increase the size of the effective data load in a single operation when the DSP processor reads the ASIC chip, thereby effectively improving the efficiency of the SRIO interface and the utilization rate of the transmission bandwidth, the embodiment of the present invention provides a method for accessing registers. method, see Figure 5 , is a schematic diagram of a scenario for accessing registers provided by an embodiment of the present invention, wherein the ASIC chip includes a setting access interface, each actual register 0, register 1, register 2...register m in the ASIC chip, and this embodiment assumes The DSP processor needs to take the register (for example register 1, register 3, register 5) of a plurality of discrete addresses in the ASIC chip to carry out the reading operation as an example and illustrate, and embodiment 1 is different, in the ASIC chip that the present embodiment provides The format configured in the set access interface is in...
Embodiment 3
[0080] see Figure 7 , the embodiment of the present invention provides a device for accessing registers, the device includes:
[0081] The receiving module 701 is configured to receive an access operation request packet sent by the processor, where the access operation request packet carries addresses of at least two registers to be accessed;
[0082] The access module 702 is configured to access the register corresponding to the address according to the address carried in the access operation request packet.
[0083] 1. When the access operation is a read operation,
[0084] The receiving module 701 is specifically configured to receive a read operation request packet sent by the processor, and the read operation request packet carries addresses of at least two registers to be read from;
[0085] The access module 702 is specifically used to read the register corresponding to the address according to the address carried in the read operation request packet, and obtain the ...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap