Fast fourier transform architecture

A Fourier transform, fast technology, applied in special data processing applications, complex mathematical operations, instruments, etc., to achieve the effect of high data processing rate

Inactive Publication Date: 2009-12-30
NXP BV
View PDF1 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Also, the hardware cost of the processor is an important factor

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fast fourier transform architecture
  • Fast fourier transform architecture
  • Fast fourier transform architecture

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] FIG. 1 shows a fast Fourier transform processor 10 . Input data DataIn is received on input line 12 with a data rate corresponding to the frequency of clock signal Clk. Input data in four data processing channels 14 1 、14 2 、14 3 and 14 4 be divided between. Since the four data processing channels 14 1 、14 2 、14 3 and 14 4 are essentially the same, so only the first data processing channel 14 will be described in detail below 1 . with the first data processing channel 14 1 The characteristics of the same second, third and fourth data processing channels 14 2 、14 3 and 14 4 Corresponding features of are identified in FIG. 1 by the same reference numerals with subscripts relative to the numbers of the data processing lanes.

[0028] Although this embodiment of the invention has four parallel data processing lanes, it should be understood that other degrees of parallel processing can be used as desired.

[0029] Although this illustrated embodiment of the in...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

A fast fourier transform architecture has parallel data processing paths. Input data is applied to the parallel data processing paths in a repeating sequence, and processed in those paths. Data sequencers are used to combine the outputs from the data processing paths into the required sequence.

Description

technical field [0001] The present invention relates to a method and a device for performing a Fast Fourier Transform. The method and apparatus are also suitable for performing correlation operations such as inverse fast Fourier transforms. Background technique [0002] Fast Fourier transform and inverse fast Fourier transform operations are widely used in signal processing applications, for example, digital communication systems including wireless communication systems such as OFDM communication systems including IEEE802.11 family communication systems and OFDM ultra-wideband (UWB) communication systems. Communication Systems. [0003] US Patent No.6,098,088 discloses a radix2-based 2 Single Channel Delayed Feedback (R2 2 SDF) structure of the fast Fourier transform processor structure. The input data is applied to a series of butterfly device pairs, where each pair of butterfly devices includes a butterfly of a first type and a butterfly of a second type, each having a...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/14
CPCG06F17/142
Inventor 普天岩毕磊杰尔姆·塔加
Owner NXP BV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap