Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Loading method and device for FPGA (field programmable gate array) logic editions

A version and logic technology, applied in the field of FPGA logic version loading, to achieve the effect of improving forwarding performance

Active Publication Date: 2011-08-10
NEW H3C TECH CO LTD
View PDF3 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0018] The present invention provides a method and device for loading FPGA logic versions, which are used to solve the problem of how to efficiently use space resources to carry more business requirements when the space resources of the FPGA chip are fixed.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Loading method and device for FPGA (field programmable gate array) logic editions
  • Loading method and device for FPGA (field programmable gate array) logic editions
  • Loading method and device for FPGA (field programmable gate array) logic editions

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0059] As described in the background technology, in the loading strategy of the FPGA logic version of the FPGA chip in the existing communication equipment, it is necessary to load all the FPGA logic versions into the FPGA chip at one time, but in fact, in the FPGA logic version, except for forwarding In addition to the content corresponding to the necessary functions such as business, it also includes a part of the content corresponding to the functions that must exist in the logic but only need to be executed once. Such functions include FPGA chip self-test, DDR (Double Data Rate, double Speed) RAM (Random Access Memory, random access memory) self-test, DDR Training (training), etc., these functions will not be executed after the system is started once, but the corresponding content is fixed in the FPGA chip Occupying a part of space resources undoubtedly causes a waste of limited space resources of the FPGA chip.

[0060] For the convenience of description, in the followin...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a loading method and a device for FPGA (field programmable gate array) logic editions. An FPGA (field programmable gate array) logic edition used for hardware detecting and an FPGA (field programmable gate array) logic edition used for message forwarding are split; the FPGA (field programmable gate array) logic edition used for hardware detecting is loaded preferentially; after the hardware detecting function of the FPGA (field programmable gate array) logic edition used for hardware detecting is completely actuated, the FPGA (field programmable gate array) logic edition used for message forwarding is loaded; therefore, the FPGA (field programmable gate array) logic edition used for message forwarding after being loaded on a FPGA chip can obtain more space resources, and realize the purposes of leading a communication device to support more service demands and improving the forwarding performance of the communication device as well as the space resource utilization rate of the FPGA chip under the premise that the space resources of the FPGA chip is fixed.

Description

technical field [0001] The invention relates to the technical field of communications, in particular to a method and device for loading an FPGA logic version. Background technique [0002] In existing communication devices, a general-purpose CPU (Central Processing Unit, central processing unit), NP (Network Processor, network processor) and ASIC (Application Specific Integrated Circuit, application specific integrated circuit) are usually used as message forwarding engines. However, such a forwarding mechanism has corresponding defects: [0003] (1) When a general-purpose CPU is used as the forwarding engine, it will be limited by the processing capability of the CPU. Even if the most powerful multi-core processor in the industry is used, its forwarding capability is also limited. [0004] (2) Using NP as the forwarding engine is limited by the programming resources and programming complexity of NP. It can only meet the high-performance forwarding of simple application sce...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04L12/56H04L12/70
Inventor 白颖云
Owner NEW H3C TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com