Unlock instant, AI-driven research and patent intelligence for your innovation.

Method for processing consistency of sum-difference channel signal transmission delays through automatic calibration

A signal transmission and automatic calibration technology, applied in the direction of transmission system, baseband system components, electrical components, etc., can solve the problems of influence angle error demodulation sensitivity, post-correlation peak loss, etc., to improve sensitivity and reduce correlation loss, time saving effect

Inactive Publication Date: 2011-08-24
10TH RES INST OF CETC
View PDF2 Cites 13 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, when this algorithm is implemented, due to factors such as the difference in transmission delay of the sum-difference channel signal, it will directly cause the loss of the correlation peak value after the cross-correlation of the sum-difference signal, which will affect the sensitivity of the angle error demodulation, especially in the case of lower and lower signal This effect is particularly prominent in the context of noise ratio applications

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for processing consistency of sum-difference channel signal transmission delays through automatic calibration
  • Method for processing consistency of sum-difference channel signal transmission delays through automatic calibration
  • Method for processing consistency of sum-difference channel signal transmission delays through automatic calibration

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] refer to figure 1 . In the following embodiments, the processing method of calibration and difference channel signal transmission time delay is combined by a digital signal processing module designed in a programmable gate array chip (FPGA) and a control program in a digital signal processor chip (DSP) Achieved.

[0015] In the digital signal processing module in the programmable gate array chip (FPGA), two memories (FIFO1 and FIFO2) controlled by the high-speed system clock are used to respectively control the read and write delays of the sum and difference input signals, and the system working clock directly determines The accuracy of the sum and difference channel signal transmission delay calibration. The input sum signal changes its delay through FIFO1, and the input differential signal changes its delay through FIFO2; in the digital signal processor chip (DSP), design the logic control program of the entire delay calibration process, which is used to receive the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a method for processing the consistency of sum-difference channel through automatic calibration in a double-channel monopulse mechanism, and when the method is applied to the process of extracting angular error signals by using a sum-difference cross-correlation algorithm, the peak values of sum and difference signals subjected to cross-correlation can be improved effectively, thereby obtaining the maximum angular error detection sensitivity. The method is implemented by the technical scheme which comprises the following steps: in a digital signal processing module in a field-programmable gate array (FPGA) chip, inputting sum signals by a memory (first in first out FIFO1) controlled by a high-speed system clock, and inputting difference signals by a memory (FIFO2) controlled by another high-speed system clock; in a digital signal processor (DSP) chip, designing a logic control program for the whole phase calibration process, wherein the logic control program is used for receiving a phase calibration command issued by application software and controlling the read-write retardation change of the FIFO1 and the FIFO2; and through combining the DSP program with a position (pitching) phase shifter, automatically organizing a process to complete the calibration on sum-difference channel delays, thereby calibrating the sum-difference channel delays to be consistent.

Description

technical field [0001] The invention relates to a processing method for calibrating the transmission time delay of the signal of the difference channel and the difference channel in the tracking receiver of the dual-channel single-pulse system and the differential cross-correlation algorithm in the field of aerospace. Background technique [0002] At present, in the field of aerospace measurement and control, the signal forms received by ground equipment are becoming more and more diverse, and angle tracking requirements are put forward for various signal forms. The prior art usually utilizes the cross-correlation characteristic of the sum-difference signal, and adopts a sum-difference channel cross-correlation angle error demodulation algorithm adaptable to various signals. However, when the algorithm is implemented, due to factors such as the difference in transmission delay of the sum-difference channel signal, it will directly cause the loss of the correlation peak after...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04B1/12H04L25/02
Inventor 仇三山
Owner 10TH RES INST OF CETC