Method for rapidly creating integrated circuit test program package

Abstract

The invention discloses a method for rapidly creating an integrated circuit test program package, which comprises the following steps of: (1) a step of generating a configuration file; (2) a step of trimming test timing; (3) a step of converting a vector; and (4) a step of compiling a testing file. According to the invention, a signal name can be extracted from the VCD (Video Compact Disc) simulation vector; the error is avoided being introduced by manual input; by timing trimming before conversion, the workload of compiling and debugging is reduced; by adopting a batch conversion mode, the manual intervention is avoided and the interruption time of the conversion process is saved; timing information is extracted in a variable representation mode and the method can be directly used for down debugging or overclock testing of a DUT (Device Under Test).

Description

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine

Login to view more

AI Technical Summary

Benefits of technology

The present in this patented technology allows for automatic extraction of signals called vcd simulations (VCA) that are created during development without manually entering any data like numbers on paper. This saves effort compared to previous methods while also improving efficiency when compiling and analyzing test results. Additionally, it uses a method where timings between different values within an experiment's simulated vector are extracted automatically based upon certain rules set forth earlier. These technical improvements make analysis faster and more accurate than previously possible.

Problems solved by technology

This technical problem addressed in this patented describes how to efficiently produce and verify test programming packages on ASIC devices without error caused by human factors. Current manual methods require significant effort and may result in imprecision and difficulty in generating these tests. Automation has been attempted but there remains challenges related to accurately delivering accurate data values while reducing costs associated with manpower efforts. Additionally, current automating tools like CFT® perform calculations based upon predetermined rules rather than optimizing their execution speed and performance.

Images