Testing and locating method for FPGA (field programmable gate array) programmable logic unit

A positioning method and technology of programming logic, applied in the direction of measuring electricity, measuring devices, measuring electrical variables, etc., can solve problems such as short time, achieve the effect of realizing error positioning and improving test efficiency

Active Publication Date: 2012-12-26
BEIJING UPTOPS DESIGN TECH
View PDF3 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In general, testing a programmed circuit takes less time, while configuring / programming an FPGA takes several times the time of testing a programmed circuit

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Testing and locating method for FPGA (field programmable gate array) programmable logic unit
  • Testing and locating method for FPGA (field programmable gate array) programmable logic unit
  • Testing and locating method for FPGA (field programmable gate array) programmable logic unit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] In order to facilitate the understanding of the technical solutions of the present invention, the following will be introduced in conjunction with specific implementation methods, such as figure 1 It is a flowchart of the technical solution of the present invention, and the specific steps are as follows: (1) arrange and configure the FPGA logic unit; the specific arrangement and configuration method is: the CLB modules of the FPGA to be tested are arranged in parallel into a plurality of one-dimensional CLB arrays, and the F-LUT For example, all F-LUTs and DFF modules in CLB are configured as a shift serial chain, and its input signal is the common input terminal of F1-F3 of all F-LUTs in FPGA, which is a parallel input signal; F4 of F-LUT It is a serial input port, F4 of the first CLB of each row of CLB is connected to the input signal port, F4 ports of other CLB units are connected to the DFF output signal Y1 of the previous CLB; c1 of the first CLB of each row of CLB ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a testing and locating method for an FPGA (field programmable gate array) programmable logic unit, comprising the following steps of: (1) arranging and configuring an FPGA logic unit; (2) initializing a CLB (configurable logic block) in the FPGA unit; and (3) testing and locating an error CLB module. By adopting the technical scheme of the invention, configuration frequency in a CLB testing process is reduced by more than 10 times, and CLB testing efficiency is greatly improved; and error locating in a process of testing the CLB unit in the FPGA is realized.

Description

technical field [0001] The invention belongs to the technical field of integrated circuit testing, in particular to a method for testing and positioning an FPGA programmable logic unit. Background technique [0002] FPGA (Field-Programmable Gate Array), that is, Field Programmable Gate Array, is a product of further development on the basis of programmable devices such as PAL, GAL, and CPLD. It emerged as a semi-custom circuit in the field of application-specific integrated circuits (ASIC), which not only solves the shortcomings of custom circuits, but also overcomes the shortcomings of the limited number of original programmable device gates. [0003] FPGA adopts the concept of logic cell array LCA (Logic Cell Array), which includes three parts: configurable logic module CLB (Configurable Logic Block), input and input module IOB (Input Output Block) and internal wiring (Interconnect). The basic features of FPGA: 1) Using FPGA to design ASIC circuits (application-specific i...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/3177
Inventor 陈静华杨龙张东晓
Owner BEIJING UPTOPS DESIGN TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products